component
DRV8424RGER
Public Made by Adomby adom
Texas Instruments Stepper Motor Driver, VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDRV8424RGER
Texas Instruments · Stepper Motor Driver · VQFN-24-EP(4x4)
DRV8424RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VM | power_in | Motor power supply pin (4.5V to 33V); bypass to PGND with 0.01µF and bulk capacitor. |
| 2 | PGND | power_in | Power ground return; connect to system ground. |
| 3 | AOUT1 | output | Phase A motor winding output; connect to stepper motor winding A. |
| 4 | AOUT2 | output | Phase A motor winding output; connect to stepper motor winding A. |
| 5 | BOUT2 | output | Phase B motor winding output; connect to stepper motor winding B. |
| 6 | BOUT1 | output | Phase B motor winding output; connect to stepper motor winding B. |
| 7 | PGND | power_in | Power ground return; connect to system ground. |
| 8 | VM | power_in | Motor power supply pin (4.5V to 33V); bypass to PGND with 0.01µF and bulk capacitor. |
| 9 | GND | power_in | Device ground; connect to system ground. |
| 10 | DVDD | power_out | Internal regulated logic supply (4.75V to 5.25V nominal at 25°C); bypass to GND with 0.47µF to 1µF X7R capacitor. |
| 11 | nFAULT | tri_state | Open-drain fault output, pulled low under VM UVLO, VCP UVLO, OCP, or thermal shutdown; requires external pull-up resistor. |
| 12 | VREF | power_in | Current reference input (0.05V to 3.3V for DRV8424); full-scale current IFS = VREF / 1.32 V/A. |
| 13 | M0 | input | Microstep mode select pin with internal pull-down; configure with M1 for stepping resolution from full-step to 1/256 microstep. |
| 14 | TOFF | input | PWM off-time setting (4-level input); sets tOFF to 7µs, 16µs, 24µs, or 32µs, or ripple current in smart tuning ripple control mode. |
| 15 | DECAY1 | input | Decay mode select pin with internal pull-down; configure with DECAY0 for slow/mixed/fast/smart-tuning decay modes. |
| 16 | DECAY0 | input | Decay mode select pin with internal pull-down; configure with DECAY1 for slow/mixed/fast/smart-tuning decay modes. |
| 17 | M1 | input | Microstep mode select pin (4-level input); configure with M0 for stepping resolution from full-step to 1/256 microstep. |
| 18 | STEP | input | Step clock input with internal pull-down; rising edge advances motor one microstep; maximum frequency 500kHz. |
| 19 | DIR | input | Direction control input with internal pull-down; logic level sets motor rotation direction. |
| 20 | ENABLE | input | Output enable control with internal pull-up to DVDD; logic low disables outputs, high enables; selects OCP/OTSD response mode. |
| 21 | nSLEEP | input | Sleep mode control input with internal pull-down; high enables operation, low enters 2µA sleep mode; pulse clears latched faults. |
| 22 | CPL | passive | Charge pump flying capacitor negative terminal; connect 0.022µF X7R capacitor (rated for VM) between CPL and CPH. |
| 23 | CPH | passive | Charge pump flying capacitor positive terminal; connect 0.022µF X7R capacitor (rated for VM) between CPH and CPL. |
| 24 | VCP | power_out | Charge pump output (VM + 5V nominal); bypass to VM with 0.22µF 16V X7R ceramic capacitor. |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-24-EP(4x4) |
| Category | Motor Driver ICs |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
DRV8424RGER - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm - 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
drv8424rger-etched.step/drv8424rger-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);drv8424rger.step/drv8424rger.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (56 pp, sha256
d2894da743bf3f58, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).