Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LS09DR

Texas Instruments · Logic Gates · SOIC-14

SN74LS09DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; absolute maximum input voltage for 'LS09 is 7 V.
2 1B input Gate 1 input B; absolute maximum input voltage for 'LS09 is 7 V.
3 1Y output Gate 1 open-collector output (Y = A·B) that requires an external pull-up resistor; off-state output voltage is 7 V max.
4 2A input Gate 2 input A; absolute maximum input voltage for 'LS09 is 7 V.
5 2B input Gate 2 input B; absolute maximum input voltage for 'LS09 is 7 V.
6 2Y output Gate 2 open-collector output (Y = A·B) that requires an external pull-up resistor; off-state output voltage is 7 V max.
7 GND power_in Ground; the datasheet gives all voltages with respect to this network ground terminal.
8 3Y output Gate 3 open-collector output (Y = A·B) that requires an external pull-up resistor; off-state output voltage is 7 V max.
9 3A input Gate 3 input A; absolute maximum input voltage for 'LS09 is 7 V.
10 3B input Gate 3 input B; absolute maximum input voltage for 'LS09 is 7 V.
11 4Y output Gate 4 open-collector output (Y = A·B) that requires an external pull-up resistor; off-state output voltage is 7 V max.
12 4A input Gate 4 input A; absolute maximum input voltage for 'LS09 is 7 V.
13 4B input Gate 4 input B; absolute maximum input voltage for 'LS09 is 7 V.
14 VCC power_in Positive supply voltage; absolute maximum 7 V with respect to network ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LS09DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74ls09dr-etched.step / sn74ls09dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls09dr.step / sn74ls09dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 679be881beb0f1b2, retrieved 2026-10-03, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF