component
TPS54339DDAR
Public Unreviewedby Ray
Texas Instruments DC-DC Converters, SO-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTPS54339DDAR
Texas Instruments · DC-DC Converters · SO-8
TPS54339DDAR from Texas Instruments, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VBST | passive | Supply input for the high-side FET gate drive circuit (bootstrap). Connect a 0.1 µF capacitor between VBST and SW. An internal diode is connected between VREG5 and VBST. Absolute max VBST-to-GND 31 V (33 V transient); VBST-to-SW 6.5 V. |
| 2 | VIN | power_in | Input voltage supply pin. Recommended operating range 4.5 V to 23 V; absolute max 25 V. Bypass to GND close to the pin. |
| 3 | SW | power_out | Switch node connection between the internal high-side NFET and low-side NFET. Connect to the external inductor. Voltage range −1.8 V to 23 V (−3 V to 26 V transient). |
| 4 | GND | power_in | Ground pin. Power ground return for the switching circuit. Connect sensitive SS and VFB returns to GND at a single point. |
| 5 | VFB | input | Converter feedback input. Connect to the output voltage through a resistor divider. Internal reference (VFBTH) is typically 765 mV; input current ≤ ±0.1 µA. |
| 6 | VREG5 | power_out | 5.5 V internal LDO power supply output. A ~0.47 µF capacitor should be connected to GND. Not active when EN is low. Output current capability ~20 mA. |
| 7 | EN | input | Enable input control. Active high; must be pulled up to enable the device. VIH ≥ 1.6 V, VIL ≤ 0.6 V. Internal ~400 kΩ pull-down to GND (at VEN = 12 V). |
| 8 | SS | passive | Soft-start control. An external capacitor to GND sets the soft-start ramp time. Charged with ~6 µA (ISSC) and discharged at ~1.5 mA (ISSD). |
| 9 | PowerPAD | power_in | Exposed thermal pad on the back side of the package. Must be soldered to the PCB for proper thermal dissipation and must be electrically connected to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-8 |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
TPS54339DDAR
CAD (KiCad official)
- Symbol:
TPS54339DDAR - Footprint:
Package_SO:TI_SO-PowerPAD-8 - 3D model: SO-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
1ba76edb83e38e71, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).