component

SN74LS161N

Public Made by Adom

by adom

XBLW Counters, Dividers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74ls161nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74LS161N

XBLW · Counters, Dividers · DIP-16

SN74LS161N from XBLW, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Asynchronous master reset, active LOW; sets Q0 to Q3 LOW regardless of CP, PE, CET and CEP.
2 CP input Clock input, LOW-to-HIGH edge triggered.
3 D0 input Data input 0, loaded into the counter on the positive clock edge when PE is LOW.
4 D1 input Data input 1, loaded into the counter on the positive clock edge when PE is LOW.
5 D2 input Data input 2, loaded into the counter on the positive clock edge when PE is LOW.
6 D3 input Data input 3, loaded into the counter on the positive clock edge when PE is LOW.
7 CEP input Count enable input; both CEP and CET must be HIGH to count.
8 GND power_in Ground (0 V).
9 PE input Parallel enable input, active LOW; disables counting and loads D0 to D3 on the positive clock edge.
10 CET input Count enable carry input; must be HIGH to count and is fed forward to enable the terminal count output TC.
11 Q3 output Flip-flop output 3.
12 Q2 output Flip-flop output 2.
13 Q1 output Flip-flop output 1.
14 Q0 output Flip-flop output 0.
15 TC output Terminal count output; produces a HIGH pulse approximately equal in duration to a HIGH output of Q0 to enable the next cascaded stage.
16 VCC power_in Supply voltage.

Key specifications

Parameter Value
Manufacturer XBLW
Package DIP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LS161N
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ls161n-etched.step / sn74ls161n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ls161n.step / sn74ls161n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW datasheet (19 pp, sha256 03c1cb5341b6e3f0, retrieved 2026-10-14, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF