Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AD7793BRUZ-REEL

Analog Devices · Analog To Digital Converters (ADC) · TSSOP-16

AD7793BRUZ-REEL from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCLK input Serial clock input for the serial interface, used to clock data on DIN and DOUT/RDY.
2 CLK bidirectional Master clock pin for the device, used with an external clock source or a crystal connection.
3 CS input Chip select input that enables communication with the serial interface.
4 IOUT1 output Excitation current source output 1 for resistive/RTD sensor bridge excitation, selectable at 10 µA, 210 µA or 1 mA.
5 AIN1(+) input Positive analog input of differential channel AIN1, paired with AIN1(-).
6 AIN1(-) input Negative analog input of differential channel AIN1, paired with AIN1(+).
7 AIN2(+) input Positive analog input of differential channel AIN2, paired with AIN2(-).
8 AIN2(-) input Negative analog input of differential channel AIN2, paired with AIN2(+).
9 REFIN(+)/AIN3(+) input Positive external reference input (REFIN(+)) which must be kept between GND + 0.1 V and AVDD, or positive input of AIN3 when used as an analog input.
10 REFIN(−)/AIN3(−) input Negative external reference input (REFIN(-)) which must be kept between GND and AVDD - 0.1 V, or negative input of AIN3 when used as an analog input.
11 IOUT2 output Excitation current source output 2 for resistive/RTD sensor bridge excitation, selectable at 10 µA, 210 µA or 1 mA.
12 GND power_in Ground reference point for the analog and digital circuitry.
13 AVDD power_in Analog supply voltage, specified from 2.7 V to 5.25 V.
14 DVDD power_in Digital supply voltage, specified from 2.7 V to 5.25 V, and may be set independently of AVDD.
15 DOUT/RDY output Serial data output that also serves as the data ready indicator, going low when a conversion result is available.
16 DIN input Serial data input for writing to the on-chip mode, configuration and register set.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category Data Acquisition
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
AVDD operating supply voltage (AVDD to GND) AVDD 2.7 5.25 V 5
DVDD operating supply voltage (DVDD to GND) DVDD 2.7 5.25 V 5
Operating temperature range TA -40 105 °C AD7793BRUZ-REEL, RU-16 (TSSOP) 30
AVDD to GND -0.3 7 V 8
DVDD to GND -0.3 7 V 8
Analog input voltage to GND -0.3 V max printed as AVDD + 0.3 V 8
Reference input voltage to GND -0.3 V max printed as AVDD + 0.3 V 8
Digital input voltage to GND -0.3 V max printed as DVDD + 0.3 V 8
Digital output voltage to GND -0.3 V max printed as DVDD + 0.3 V 8
Input current 10 mA 8
Operating temperature range (absolute maximum) -40 105 °C 8
Storage temperature range -65 150 °C 8
Junction temperature 150 °C 8
Lead temperature, vapor phase soldering 215 °C vapor phase 8
Lead temperature, infrared soldering 220 °C infrared 8
Thermal resistance junction to ambient (TSSOP) θJA 128 °C/W 8
Thermal resistance junction to case (TSSOP) θJC 14 °C/W 8
Internal reference output voltage 1.17 V AVDD = 4 V, TA = 25°C 4
Internal reference tolerance -0.01 0.01 % AVDD = 4 V, TA = 25°C 4
Internal clock frequency 64 kHz 4
Internal clock frequency tolerance -3 3 % 4
Output update rate (fADC) fADC 4.17 470 Hz 3
Schmitt-trigger positive threshold VT(+) (SCLK, CLK, DIN) VT(+) 1.4 2 V DVDD = 5 V 5
Schmitt-trigger negative threshold VT(-) (SCLK, CLK, DIN) VT(-) 0.8 1.7 V DVDD = 5 V 5
Schmitt-trigger hysteresis VT(+) - VT(-) VT(+) - VT(-) 0.1 0.17 V DVDD = 5 V 5
Schmitt-trigger positive threshold VT(+) (SCLK, CLK, DIN) VT(+) 0.9 2 V DVDD = 3 V 5
Schmitt-trigger negative threshold VT(-) (SCLK, CLK, DIN) VT(-) 0.4 1.35 V DVDD = 3 V 5
Schmitt-trigger hysteresis VT(+) - VT(-) VT(+) - VT(-) 0.06 0.13 V DVDD = 3 V 5
Input low voltage VINL VINL 0.8 V DVDD = 5 V 4
Input low voltage VINL VINL 0.4 V DVDD = 3 V 4
Input high voltage VINH VINH 2 V DVDD = 3 V or 5 V 4
Output high voltage VOH VOH 4 V DVDD = 5 V, ISOURCE = 200 μA 5
Output low voltage VOL VOL 0.4 V DVDD = 3 V, ISINK = 100 μA 5
Input current (digital inputs) IIN -10 10 μA VIN = DVDD or GND 5
Digital input capacitance CIN 10 pF 5
Positive full-scale calibration limit 1.05 × FS V 5
Negative full-scale calibration limit -1.05 × FS V 5
Input span lower limit 0.8 × FS V 5
Input span upper limit 2.1 × FS V 5
Input current (buffered analog input) -1 1 nA 3
Power-down supply current IDD IDD (power-down) 1 μA 5

CAD (KiCad official)

  • Symbol: AD7793BRUZ-REEL
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: ad7793bruz-reel-etched.step / ad7793bruz-reel-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad7793bruz-reel.step / ad7793bruz-reel.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (32 pp, sha256 dbf157a64d1a902f, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF