component
MSP430F6733IPZ
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430F6733IPZ
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)
MSP430F6733IPZ from Texas Instruments, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SD0P0 | input | SD24_B positive analog input for converter 0. |
| 2 | SD0N0 | input | SD24_B negative analog input for converter 0; short unused analog input pairs and connect them to analog ground. |
| 3 | SD1P0 | input | SD24_B positive analog input for converter 1. |
| 4 | SD1N0 | input | SD24_B negative analog input for converter 1; short unused analog input pairs and connect them to analog ground. |
| 5 | SD2P0 | input | SD24_B positive analog input for converter 2 (available on F673x devices, including MSP430F6733). |
| 6 | SD2N0 | input | SD24_B negative analog input for converter 2 (available on F673x devices); short unused pairs to analog ground. |
| 7 | VREF | power_in | SD24_B external reference voltage input. |
| 8 | AVSS | power_in | Analog ground supply. |
| 9 | AVCC | power_in | Analog power supply. |
| 10 | VASYS | power_in | Analog power supply selected between AVCC, AUXVCC1 and AUXVCC2; connect the recommended capacitor CVSYS (Table 5-18). |
| 11 | P9.1/A5 | bidirectional | General-purpose digital I/O; analog input A5 for the 10-bit ADC. |
| 12 | P9.2/A4 | bidirectional | General-purpose digital I/O; analog input A4 for the 10-bit ADC. |
| 13 | P9.3/A3 | bidirectional | General-purpose digital I/O; analog input A3 for the 10-bit ADC. |
| 14 | P1.0/PM_TA0.0/VeREF-/A2 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default Timer TA0 CCR0 capture CCI0A / compare Out0); negative terminal for an external ADC reference voltage and analog input A2. |
| 15 | P1.1/PM_TA0.1/VeREF+/A1 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default Timer TA0 CCR1 capture CCI1A / compare Out1); positive terminal for an external ADC reference voltage and analog input A1. |
| 16 | P1.2/PM_UCA0RXD/PM_UCA0SOMI/A0 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A0 UART receive data / SPI slave out master in); analog input A0 for the 10-bit ADC. |
| 17 | P1.3/PM_UCA0TXD/PM_UCA0SIMO/R03 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A0 UART transmit data / SPI slave in master out); input/output port of the lowest analog LCD voltage (V5). |
| 18 | AUXVCC2 | power_in | Auxiliary power supply AUXVCC2. |
| 19 | AUXVCC1 | power_in | Auxiliary power supply AUXVCC1. |
| 20 | VDSYS | power_in | Digital power supply selected between DVCC, AUXVCC1 and AUXVCC2; must be connected externally on the board and bypassed with CVSYS (Table 5-18). |
| 21 | DVCC | power_in | Digital power supply. |
| 22 | DVSS | power_in | Digital ground supply. |
| 23 | VCORE | power_out | Regulated core power supply for internal use only; no external current loading is possible and it should only be connected to CVCORE. |
| 24 | XIN | input | Input terminal for the crystal oscillator. |
| 25 | XOUT | output | Output terminal for the crystal oscillator. |
| 26 | AUXVCC3 | power_in | Auxiliary power supply AUXVCC3 for the backup subsystem. |
| 27 | P1.4/PM_UCA1RXD/PM_UCA1SOMI/LCDREF/R13 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A1 UART receive data / SPI slave out master in); external reference input for the regulated LCD voltage and I/O of the third most positive LCD voltage (V3 or V4). |
| 28 | P1.5/PM_UCA1TXD/PM_UCA1SIMO/R23 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A1 UART transmit data / SPI slave in master out); input/output port of the second most positive LCD voltage (V2). |
| 29 | LCDCAP/R33 | bidirectional | LCD capacitor connection and input/output port of the most positive LCD voltage (V1); this pin must be connected to DVSS if not used. |
| 30 | P8.4/TA1.0 | bidirectional | General-purpose digital I/O; Timer TA1 CCR0 capture CCI0A input or compare Out0 output. |
| 31 | P8.5/TA1.1 | bidirectional | General-purpose digital I/O; Timer TA1 CCR1 capture CCI1A input or compare Out1 output. |
| 32 | COM0 | output | LCD common output COM0 for the LCD backplane. |
| 33 | COM1 | output | LCD common output COM1 for the LCD backplane. |
| 34 | COM2 | output | LCD common output COM2 for the LCD backplane. |
| 35 | COM3 | output | LCD common output COM3 for the LCD backplane. |
| 36 | P1.6/PM_UCA0CLK/COM4 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A0 clock input/output); LCD common output COM4. |
| 37 | P1.7/PM_UCB0CLK/COM5 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_B0 clock input/output); LCD common output COM5. |
| 38 | P2.0/PM_UCB0SOMI/PM_UCB0SCL/COM6 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_B0 SPI slave out master in / I2C clock); LCD common output COM6. |
| 39 | P2.1/PM_UCB0SIMO/PM_UCB0SDA/COM7 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_B0 SPI slave in master out / I2C data); LCD common output COM7. |
| 40 | P8.6/TA2.0 | bidirectional | General-purpose digital I/O; Timer TA2 CCR0 capture CCI0A input or compare Out0 output. |
| 41 | P8.7/TA2.1 | bidirectional | General-purpose digital I/O; Timer TA2 CCR1 capture CCI1A input or compare Out1 output. |
| 42 | P9.0/TACLK/RTCCLK | bidirectional | General-purpose digital I/O; Timer clock input TACLK for TA0, TA1, TA2 and TA3, and RTCCLK clock output. |
| 43 | P2.2/PM_UCA2RXD/PM_UCA2SOMI | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A2 UART receive data / SPI slave out master in). |
| 44 | P2.3/PM_UCA2TXD/PM_UCA2SIMO | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A2 UART transmit data / SPI slave in master out). |
| 45 | P2.4/PM_UCA1CLK | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A1 clock input/output). |
| 46 | P2.5/PM_UCA2CLK | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default eUSCI_A2 clock input/output). |
| 47 | P2.6/PM_TA1.0 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default Timer TA1 CCR0 capture CCI0A / compare Out0). |
| 48 | P2.7/PM_TA1.1 | bidirectional | General-purpose digital I/O with port interrupt and mappable function (default Timer TA1 CCR1 capture CCI1A / compare Out1). |
| 49 | P3.0/PM_TA2.0/BSL_TX | bidirectional | General-purpose digital I/O with mappable function (default Timer TA2 CCR0 capture CCI0A / compare Out0); bootloader data transmit. |
| 50 | P3.1/PM_TA2.1/BSL_RX | bidirectional | General-purpose digital I/O with mappable function (default Timer TA2 CCR1 capture CCI1A / compare Out1); bootloader data receive. |
| 51 | P3.2/PM_TACLK/PM_RTCCLK | bidirectional | General-purpose digital I/O with mappable function (default Timer clock input TACLK for TA0 to TA3, and RTCCLK clock output). |
| 52 | P3.3/PM_TA0.2 | bidirectional | General-purpose digital I/O with mappable function (default Timer TA0 CCR2 capture CCI2A / compare Out2). |
| 53 | P3.4/PM_SDCLK/S39 | bidirectional | General-purpose digital I/O with mappable function (default SD24_B bitstream clock input/output); LCD segment output S39. |
| 54 | P3.5/PM_SD0DIO/S38 | bidirectional | General-purpose digital I/O with mappable function (default SD24_B converter-0 bitstream data input/output); LCD segment output S38. |
| 55 | P3.6/PM_SD1DIO/S37 | bidirectional | General-purpose digital I/O with mappable function (default SD24_B converter-1 bitstream data input/output); LCD segment output S37. |
| 56 | P3.7/PM_SD2DIO/S36 | bidirectional | General-purpose digital I/O with mappable function (default SD24_B converter-2 bitstream data input/output, available on F673x devices); LCD segment output S36. |
| 57 | P4.0/S35 | bidirectional | General-purpose digital I/O; LCD segment output S35. |
| 58 | P4.1/S34 | bidirectional | General-purpose digital I/O; LCD segment output S34. |
| 59 | P4.2/S33 | bidirectional | General-purpose digital I/O; LCD segment output S33. |
| 60 | P4.3/S32 | bidirectional | General-purpose digital I/O; LCD segment output S32. |
| 61 | P4.4/S31 | bidirectional | General-purpose digital I/O; LCD segment output S31. |
| 62 | P4.5/S30 | bidirectional | General-purpose digital I/O; LCD segment output S30. |
| 63 | P4.6/S29 | bidirectional | General-purpose digital I/O; LCD segment output S29. |
| 64 | P4.7/S28 | bidirectional | General-purpose digital I/O; LCD segment output S28. |
| 65 | P5.0/S27 | bidirectional | General-purpose digital I/O; LCD segment output S27. |
| 66 | P5.1/S26 | bidirectional | General-purpose digital I/O; LCD segment output S26. |
| 67 | P5.2/S25 | bidirectional | General-purpose digital I/O; LCD segment output S25. |
| 68 | P5.3/S24 | bidirectional | General-purpose digital I/O; LCD segment output S24. |
| 69 | P5.4/S23 | bidirectional | General-purpose digital I/O; LCD segment output S23. |
| 70 | P5.5/S22 | bidirectional | General-purpose digital I/O; LCD segment output S22. |
| 71 | P5.6/S21 | bidirectional | General-purpose digital I/O; LCD segment output S21. |
| 72 | P5.7/S20 | bidirectional | General-purpose digital I/O; LCD segment output S20. |
| 73 | P6.0/S19 | bidirectional | General-purpose digital I/O; LCD segment output S19. |
| 74 | DVSYS | power_in | Digital power supply for the I/Os; must be connected externally on the board for proper device operation. |
| 75 | DVSS | power_in | Digital ground supply. |
| 76 | P6.1/S18 | bidirectional | General-purpose digital I/O; LCD segment output S18. |
| 77 | P6.2/S17 | bidirectional | General-purpose digital I/O; LCD segment output S17. |
| 78 | P6.3/S16 | bidirectional | General-purpose digital I/O; LCD segment output S16. |
| 79 | P6.4/S15 | bidirectional | General-purpose digital I/O; LCD segment output S15. |
| 80 | P6.5/S14 | bidirectional | General-purpose digital I/O; LCD segment output S14. |
| 81 | P6.6/S13 | bidirectional | General-purpose digital I/O; LCD segment output S13. |
| 82 | P6.7/S12 | bidirectional | General-purpose digital I/O; LCD segment output S12. |
| 83 | P7.0/S11 | bidirectional | General-purpose digital I/O; LCD segment output S11. |
| 84 | P7.1/S10 | bidirectional | General-purpose digital I/O; LCD segment output S10. |
| 85 | P7.2/S9 | bidirectional | General-purpose digital I/O; LCD segment output S9. |
| 86 | P7.3/S8 | bidirectional | General-purpose digital I/O; LCD segment output S8. |
| 87 | P7.4/S7 | bidirectional | General-purpose digital I/O; LCD segment output S7. |
| 88 | P7.5/S6 | bidirectional | General-purpose digital I/O; LCD segment output S6. |
| 89 | P7.6/S5 | bidirectional | General-purpose digital I/O; LCD segment output S5. |
| 90 | P7.7/S4 | bidirectional | General-purpose digital I/O; LCD segment output S4. |
| 91 | P8.0/S3 | bidirectional | General-purpose digital I/O; LCD segment output S3. |
| 92 | P8.1/S2 | bidirectional | General-purpose digital I/O; LCD segment output S2. |
| 93 | P8.2/S1 | bidirectional | General-purpose digital I/O; LCD segment output S1. |
| 94 | P8.3/S0 | bidirectional | General-purpose digital I/O; LCD segment output S0. |
| 95 | TEST/SBWTCK | input | Test mode pin used to select digital I/O on the JTAG pins; also the Spy-Bi-Wire input clock. |
| 96 | PJ.0/SMCLK/TDO | bidirectional | General-purpose digital I/O; SMCLK clock output; JTAG test data output (TDO). |
| 97 | PJ.1/MCLK/TDI/TCLK | bidirectional | General-purpose digital I/O; MCLK clock output; JTAG test data input or test clock input (TDI/TCLK). |
| 98 | PJ.2/ADC10CLK/TMS | bidirectional | General-purpose digital I/O; ADC10_A clock output; JTAG test mode select (TMS). |
| 99 | PJ.3/ACLK/TCK | bidirectional | General-purpose digital I/O; ACLK clock output; JTAG test clock (TCK). |
| 100 | RST/NMI/SBWTDIO | bidirectional | Active-low reset input (internal pullup enabled by default when configured as reset), nonmaskable interrupt input, and Spy-Bi-Wire data input/output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
CAD (KiCad official)
- Symbol:
MSP430F6733IPZ - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
msp430f6733ipz-etched.step/msp430f6733ipz-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430f6733ipz.step/msp430f6733ipz.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (154 pp, sha256
3f8f4b9a2dc07004, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).