component

AT24C08C-PUM-TUDI

Public Made by Adom

by adom

Tudi EEPROM, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemoryat24c08c-pum-tudifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AT24C08C-PUM-TUDI

Tudi · EEPROM · DIP-8

AT24C08C-PUM-TUDI from Tudi, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device address input hard-wired to the pin state; on the 8K (AT24C08) device only A2 is used for addressing and A0 is no connect.
2 A1 input Device address input hard-wired to the pin state; on the 8K (AT24C08) device A1 is no connect and is not used for addressing.
3 A2 input Device address input that must compare to its hard-wired state; it is the only address bit used by the 8K (AT24C08) device.
4 GND power_in Ground reference for the device.
5 SDA bidirectional Bidirectional open-drain serial data pin, normally pulled high by an external device and may be wire-ORed with other open-drain or open-collector devices; data changes only while SCL is low.
6 SCL input Serial clock input; data is clocked into the device on the positive edge and clocked out on the negative edge of SCL.
7 WP input Hardware write protect: connecting it to GND allows normal read/write operation, while connecting it to VCC enables write protection of the full array.
8 VCC power_in Power supply, specified from 1.7 V to 5.5 V over the recommended operating range.

Key specifications

Parameter Value
Manufacturer Tudi
Package DIP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Low Level (VCC=5.0V) VOL2 0.4 V IOL=3.0mA 10
Output Low Level (VCC=1.7V) VOL1 0.2 V IOL=0.15mA 10
Input High Level VIH1 0.7 0.3 V VCC=1.7V to 5.5V 10
Input Low Level VIL1 -0.3 0.3 V VCC=1.7V to 5.5V 10
Output Leakage Current ILO 0.05 1 μA VOUT=VCC or VSS 10
Input Leakage Current ILI 0.1 1 μA VIN=VCC or VSS 10
Standby Supply Current ISB1 0.03 0.5 μA VCC=5.0V 10
Supply Current (write) ICC2 0.28 0.5 mA VCC=5.0V; WRITE at 400KHZ 10
Supply Current (read) ICC1 0.14 0.3 mA VCC=5.0V; READ at 400KHZ 10
Supply Voltage CC2 2.5 5.5 V 10
Supply Voltage CC1 1.7 5.5 V 10
Input Capacitance (A0,A1,A2,SCL) CIN 6 pF TA=25℃, f=1.0 MHz, VCC=+1.7V; VIN=0V 10
Input/Output Capacitance (SDA) CI/O 8 pF TA=25℃, f=1.0 MHz, VCC=+1.7V; VI/O=0V 10
Time the bus must be free before a new transmission can start tBUF 0.5 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Write Cycle Time tWR 1.9 3 ms 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Data Out Hold Time tDH 50 ns 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Stop Setup Time tSU:STO 0.25 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Input Fall Time tF 0.3 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Input Rise Time tR 0.3 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Data In Setup Time tSU:DAT 100 ns 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Data In Hold Time tHD:DAT 0 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Start Setup Time tSU:STA 0.25 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Start Hold Time tHD:STA 0.25 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Clock Low to Data Out Valid tAA 0.1 0.55 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Noise Suppression Time tI 50 ns 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Clock Pulse Width High tHIGH 0.4 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Clock Pulse Width Low tLOW 0.6 μs 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Clock Frequency, SCL fSCL 400 KHZ 1.7V≤VCC<2.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
Clock Frequency, SCL fSCL 1000 KHZ 2.5V≤VCC<5.5V; TA=-40℃ to +85℃; CL=1 TTL Gate and 100 pF 11
DC Supply Voltage -0.3 6.5 V 10
Input / Output Voltage -0.3 V Relative to GND; maximum printed as VCC+0.3V 10
Operating Ambient Temperature -40 85 ℃ 10
Storage Temperature -65 150 ℃ 10
Electrostatic pulse 8000 V Human Body model 10
Operating Ambient Temperature (recommended) TA -40 85 ℃ Recommended operating range 10
Supply Voltage (recommended) VCC 1.7 5.5 V Recommended operating range 10

CAD (KiCad official)

  • Symbol: AT24C08C-PUM-TUDI
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: DIP-8 (KiCad packages3D, STEP)
  • 3D model files: at24c08c-pum-tudi-etched.step / at24c08c-pum-tudi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at24c08c-pum-tudi.step / at24c08c-pum-tudi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Tudi datasheet (18 pp, sha256 4c16636c4866f117, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF