component
DRV8860PWPR
Public Made by Adomby adom
Texas Instruments Stepper Motor Driver, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDRV8860PWPR
Texas Instruments · Stepper Motor Driver · HTSSOP-16-EP
DRV8860PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VM | power_in | Motor power supply; connect to 8-38 V supply bypassed with 0.1 µF ceramic capacitor plus 10 µF electrolytic capacitor to GND; absolute maximum 40 V. |
| 2 | DIN | input | Serial data input from controller; rising edge of CLK clocks data into device; internal 100 kΩ pulldown; VIH min 1.5 V, VIL max 0.7 V. |
| 3 | CLK | input | Serial clock input; rising edge clocks data in for write operations, falling edge clocks data out for read operations; internal 100 kΩ pulldown. |
| 4 | LATCH | input | Serial latch signal; data is latched into the register on the rising edge of LATCH; internal 100 kΩ pulldown. |
| 5 | GND | power_in | Device ground; all GND pins must be connected to ground. |
| 6 | DOUT | output | Serial data output to controller; open-drain output with internal 1.4 kΩ pullup to internal 5.7 V; VOL max 0.5 V at IO = 5 mA. |
| 7 | nFAULT | output | Active-low fault indicator; open-drain output requires external pullup resistor >4.7 kΩ to V3P3; driven low on OCP, OL, OTS, or UVLO fault; IOH leakage max 1 µA at VO = 3.3 V. |
| 8 | ENABLE | input | Output stage enable; logic high enables all eight outputs, logic low disables outputs while allowing serial registers to be read and written; internal 100 kΩ pulldown; VIH min 1.5 V. |
| 9 | OUT8 | output | Low-side NFET output 8; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 10 | OUT7 | output | Low-side NFET output 7; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 11 | OUT6 | output | Low-side NFET output 6; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 12 | OUT5 | output | Low-side NFET output 5; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 13 | OUT4 | output | Low-side NFET output 4; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 14 | OUT3 | output | Low-side NFET output 3; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 15 | OUT2 | output | Low-side NFET output 2; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 16 | OUT1 | output | Low-side NFET output 1; connect external load between this pin and VM; RDS(on) typ 1.5 Ω at IO = 150 mA, TJ = 25 °C; OCP trip level 620 mA; integrated high-side freewheeling diode VF typ 0.9 V. |
| 17 | PPAD | power_in | Exposed PowerPAD thermal pad; must be soldered to PCB ground copper and thermally connected via vias to ground plane for heat dissipation; RθJC(BOTTOM) = 3.0 °C/W for PWP package. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-16-EP |
| Category | Motor Driver ICs |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
DRV8860PWPR - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
drv8860pwpr-etched.step/drv8860pwpr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);drv8860pwpr.step/drv8860pwpr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (44 pp, sha256
7cf6e24f14d6f52d, retrieved 2026-09-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).