component
MSP430FR2110IRLLR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-24(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMSP430FR2110IRLLR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-24(3x3)
MSP430FR2110IRLLR from Texas Instruments, in a VQFN-24(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TEST/SBWTCK | input | Test mode pin and Spy-Bi-Wire clock input; low-impedance input with internal pull-down. |
| 2 | RST/NMI/SBWTDIO | bidirectional | Reset input (active low) / non-maskable interrupt input / Spy-Bi-Wire data bidirectional with configurable pull-up or pull-down resistor. |
| 3 | DVCC | power_in | Digital power supply input; 1.8V to 3.6V with SVS overvoltage and brownout protection. |
| 4 | DVSS | power_in | Digital power supply ground; return path for all digital circuitry. |
| 5 | P2.7/TB0CLK/XIN | bidirectional | GPIO port P2.7 / Timer_B0 clock input / low-frequency crystal oscillator input (32768 Hz); configurable as input or output. |
| 6 | NC | unconnected | Not connected pad; internally unconnected. |
| 7 | P2.6/MCLK/XOUT | bidirectional | GPIO port P2.6 / main clock output / crystal oscillator output (32768 Hz); configurable as input or output. |
| 8 | P2.0/TB0.1/COUT | bidirectional | GPIO port P2.0 / Timer_B0 capture-compare register 1 / comparator output; configurable as input or output. |
| 9 | NC | unconnected | Not connected pad; internally unconnected. |
| 10 | NC | unconnected | Not connected pad; internally unconnected. |
| 11 | P2.1/TB0.2 | bidirectional | GPIO port P2.1 / Timer_B0 capture-compare register 2; configurable as input or output. |
| 12 | NC | unconnected | Not connected pad; internally unconnected. |
| 13 | P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/A7/VREF+ | bidirectional | GPIO port P1.7 / UART transmit data / SPI slave in/master out / Timer_B0 CCR2 / JTAG test data output / ADC channel A7 / 1.2V buffered reference output. |
| 14 | P1.6/UCA0RXD/UCA0SOMI/TB0.1/TDI/TCLK/A6 | bidirectional | GPIO port P1.6 / UART receive data / SPI slave out/master in / Timer_B0 CCR1 / JTAG test data and clock input / ADC channel A6. |
| 15 | P1.5/UCA0CLK/TMS/A5 | bidirectional | GPIO port P1.5 / eUSCI_A0 SPI clock input/output / JTAG test mode select / ADC channel A5. |
| 16 | P1.4/UCA0STE/TCK/A4 | bidirectional | GPIO port P1.4 / eUSCI_A0 SPI slave transmit enable / JTAG test clock input / ADC channel A4. |
| 17 | P1.3/UCA0TXD/UCA0SIMO/C3/A3 | bidirectional | GPIO port P1.3 / UART transmit data / SPI slave in/master out / comparator input C3 / ADC channel A3. |
| 18 | NC | unconnected | Not connected pad; internally unconnected. |
| 19 | P1.2/UCA0RXD/UCA0SOMI/TB0TRG/C2/A2/Veref- | bidirectional | GPIO port P1.2 / UART receive data / SPI slave out/master in / Timer_B0 trigger input / comparator input C2 / ADC channel A2 / ADC negative reference input. |
| 20 | P1.0/UCA0STE/SMCLK/C0/A0/Veref+ | bidirectional | GPIO port P1.0 / eUSCI_A0 SPI slave transmit enable / sub-main clock output / comparator input C0 / ADC channel A0 / ADC positive reference (1.5V internal or external). |
| 21 | NC | unconnected | Not connected pad; internally unconnected. |
| 22 | NC | unconnected | Not connected pad; internally unconnected. |
| 23 | P1.1/UCA0CLK/ACLK/C1/A1 | bidirectional | GPIO port P1.1 / eUSCI_A0 SPI clock input/output / auxiliary clock output (up to 40 kHz) / comparator input C1 / ADC channel A1. |
| 24 | NC | unconnected | Not connected pad; internally unconnected; exposed thermal pad connected to DVSS. |
| 25 | PAD | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-24(3x3) |
| Category | Embedded Processors & Controllers |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
MSP430FR2110IRLLR - Footprint:
Package_DFN_QFN:QFN-24-1EP_3x3mm_P0.4mm_EP1.75x1.6mm - 3D model: VQFN-24(3x3) (KiCad packages3D, STEP)
- 3D model files:
msp430fr2110irllr-etched.step/msp430fr2110irllr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr2110irllr.step/msp430fr2110irllr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (87 pp, sha256
7505f67fee2c23fa, retrieved 2026-09-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).