component
UCC28220PWR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownUCC28220PWR
Texas Instruments · DC-DC Converters · TSSOP-16
UCC28220PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | LINEOV | input | Input to the line overvoltage comparator that monitors line voltage for an overvoltage condition, with a typical threshold of 1.26 V. |
| 2 | LINEHYS | input | Sets the line comparator hysteresis for both the line overvoltage and line undervoltage detectors. |
| 3 | VDD | power_in | Device supply input monitored by the UVLO circuit; recommended supply range is 8.4 V to 14.5 V, UVLO turn-on is 10 V for the UCC28220 with 8 V turn-off, and the device draws about 150 µA below UVLO. |
| 4 | CS1 | input | Channel 1 current-sense input, level-shifted by 0.5 V before the PWM comparator with slope compensation added; linear range is 0 to 1.5 V and the pin is pulled to ground whenever OUT1 goes low. |
| 5 | SLOPE | input | Sets the slope-compensation ramp current through a resistor to ground, divided by 25 and applied to an internal 10-pF capacitor, with a normal DC voltage of 2.5 V. |
| 6 | CS2 | input | Channel 2 current-sense input, level-shifted by 0.5 V before the PWM comparator with slope compensation added; linear range is 0 to 1.5 V and the pin is pulled to ground whenever OUT2 goes low. |
| 7 | SS | input | Soft-start input where a capacitor to ground sets the open-loop soft-start time, with source and sink current equal to 3/7 of the CHG charge current; the pin can also be used as an enable/disable. |
| 8 | CTRL | input | Feedback control input that sets the commanded duty cycle, which the soft-start ramp overrides during start-up; the remaining limits for this pin are cut off in the supplied text. |
| 9 | DISCHG | input | Sets the oscillator discharge current through a resistor to GND which, together with the CHG resistor, sets operating frequency and maximum duty cycle, with a normal DC voltage of 2.5 V. |
| 10 | CHG | input | Sets the oscillator charge current through a resistor to GND which, together with the DISCHG resistor, sets operating frequency and maximum duty cycle, with a normal DC voltage of 2.5 V. |
| 11 | GND | power_in | Device ground. |
| 12 | OUT2 | output | Channel 2 PWM output for high-current MOSFET drivers, with approximately 33 mA drive capability, 100 Ω output impedance, and a swing between GND and REF. |
| 13 | OUT1 | output | Channel 1 PWM output for high-current MOSFET drivers, with approximately 33 mA drive capability, 100 Ω output impedance, and a swing between GND and REF. |
| 14 | REF | output | 3.3-V reference output used for the output buffers and internal circuits, protected from accidental shorts to ground, and to be bypassed with at least 0.1 µF to GND. |
| 15 | LINEUV | input | Input to the line undervoltage comparator that monitors line voltage for an undervoltage condition, with a typical threshold of 1.26 V. |
| 16 | N/C | unconnected | No connection on the UCC28220 (no JFET option); pin 16 is VIN only on the UCC28221 16-pin SOIC. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Power Management (PMIC) |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Quiescent current | 1.5 | 3 | 4 | mA | SS = 0 V, no switching, FOSC = 1 MHz | 6 | |
| Operating current | 1.6 | 3.5 | 6 | mA | Outputs switching, FOSC = 1 MHz | 6 | |
| Startup current | 200 | µA | UCC28220, VDD < (UVLO – 0.8) | 6 | |||
| UVLO start threshold (UCC28220) | 9.5 | 10 | 10.5 | V | UCC28220 | 6 | |
| UVLO stop threshold | 7.6 | 8 | 8.4 | V | 6 | ||
| UVLO hysteresis (UCC28220) | 1.8 | 2 | 2.2 | V | UCC28220 | 6 | |
| Reference output voltage | 3.15 | 3.3 | 3.45 | V | 8 V < VDD < 14 V, ILOAD = 0 mA to –10 mA | 6 | |
| Reference output current | 10 | mA | Outputs not switching, CNTRL = 0 V | 6 | |||
| Output short-circuit current | -40 | -20 | -10 | mA | VREF = 0 V | 6 | |
| VREF UVLO | 2.55 | 3 | 3.25 | V | 6 | ||
| SS charge current | -70 | -100 | -130 | µA | RCHG = 10.2 kΩ, SS = 0 V | 6 | |
| SS discharge current | 70 | 100 | 130 | µA | RCHG = 10.2 kΩ, SS = 2 V | 6 | |
| SS initial voltage | 0.5 | 1 | 1.5 | V | LINEOV = 2 V, LINEUV = 0 V | 6 | |
| SS voltage at 0% dc | 0.5 | 1.2 | 1.8 | V | Point at which output starts switching | 6 | |
| SS voltage ratio | 75 | 90 | 100 | % | 6 | ||
| SS max voltage | 3 | 3.5 | 4 | V | LINEOV = 0 V, LINEUV = 2 V | 6 | |
| Output frequency | 450 | 500 | 550 | kHz | RCHG = 10.2 kΩ, RDISCHG = 10.2 kΩ | 6 | |
| Oscillator frequency | 900 | 1000 | 1100 | kHz | RCHG = 10.2 kΩ, RDISCHG = 10.2 kΩ | 6 | |
| Output maximum duty cycle | 73 | 75 | 77 | % | RCHG = 10.2 kΩ, RDISCHG = 10.2 kΩ, measured at OUT1 and OUT2 | 6 | |
| CHG voltage | 2 | 2.5 | 3 | V | 6 | ||
| DSCHG voltage | 2 | 2.5 | 3 | V | 6 | ||
| Slope | 140 | 200 | 260 | mV/us | RSLOPE = 75 kΩ, RCH = 66 kΩ, RDISCHG = 44 kΩ, Csx = 0 V to 0.5 V | 6 | |
| Channel matching | 0 | 10 | % | RSLOPE = 75 kΩ, Csx = 0 V | 6 | ||
| CS1, CS2 bias current | -500 | 0 | 500 | nA | CS1 = 0, CS2 = 0 | 6 | |
| Prop delay CSx to OUTx | 40 | 85 | ns | CSx input 0 V to 1.5 V step | 6 | ||
| CS1, CS2 sink current | 2.3 | 4.5 | 7 | mA | CSx = 2 V | 6 | |
| Resistor ratio | 0.6 | Ensured by design, not 100% tested in production | 7 | ||||
| Ctrl input current | -100 | 0 | 100 | nA | CTRL = 0 V and 3.3 V | 7 | |
| Ctrl voltage at 0% dc | 0.5 | 1.2 | 1.8 | V | CSx = 0 V, point at which output starts switching (checks resistor ratio) | 7 | |
| Output low level | 0.4 | 1 | V | IOUT = 10 mA | 7 | ||
| Output high level | 0.4 | 1 | V | IOUT = −10 mA, VREF – VOUT | 7 | ||
| Rise time | 10 | 20 | ns | CLOAD = 50 pF | 7 | ||
| Fall time | 10 | 20 | ns | CLOAD = 50 pF | 7 | ||
| LINEOV threshold | 1.24 | 1.26 | 1.28 | V | TA = 25°C | 7 | |
| LINEOV threshold | 1.235 | 1.26 | 1.285 | V | TA = –40°C to 105°C | 7 | |
| LINEUV threshold | 1.24 | 1.26 | 1.28 | V | TA = 25°C | 7 | |
| LINEUV threshold | 1.235 | 1.26 | 1.285 | V | TA = –40°C to 105°C | 7 | |
| LINEHYST pullup voltage | 3.1 | 3.25 | 3.4 | V | LINEOV = 2 V, LINEUV = 2 V | 7 | |
| LINEHYST off leakage | -500 | 0 | 500 | nA | LINEOV = 0 V, LINEUV = 2 V | 7 | |
| LINEHYS pullup resistance | 100 | 500 | Ω | I = –20 µA | 7 | ||
| LINEHYS pulldown resistance | 100 | 500 | Ω | I = 20 µA | 7 | ||
| LINEOV, LINEUV bias current | I | -500 | 500 | nA | LINEOV = 1.25 V, LINEUV = 1.25 V | 7 | |
| Supply voltage | VDD | 8.4 | 14.5 | V | Over operating free-air temperature range | 5 | |
| Supply voltage | VDD | 15 | V | Over operating free-air temperature range | 5 | ||
| Output current (OUT1, OUT2) dc | IOUT(dc) | -10 | 10 | mA | 5 | ||
| OUT1/OUT2 capacitive load | 200 | pF | 5 | ||||
| REF output current | IREF | 10 | mA | 5 | |||
| Current sense inputs CS1, CS2 | -1 | 2 | V | 5 | |||
| Analog inputs (CHG, DISCHG, SLOPE, REF, CNTRL) | -0.3 | 3.6 | V | 5 | |||
| Analog inputs (SS, LINEOV, LINEUV, LINEHYS) | -0.3 | 7 | V | 5 | |||
| Power dissipation, PW package | 400 | mW | TA = 25°C | 5 | |||
| Junction operating temperature | TJ | -55 | 150 | °C | 5 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| Junction-to-ambient thermal resistance, PW (TSSOP) 16 pins | RθJA | 100.9 | °C/W | 5 | |||
| Junction-to-case (top) thermal resistance, PW (TSSOP) 16 pins | RθJC(top) | 28.8 | °C/W | 5 | |||
| Junction-to-board thermal resistance, PW (TSSOP) 16 pins | RθJB | 46.6 | °C/W | 5 | |||
| Junction-to-top characterization parameter, PW (TSSOP) 16 pins | ψJT | 1.4 | °C/W | 5 | |||
| Junction-to-board characterization parameter, PW (TSSOP) 16 pins | ψJB | 46 | °C/W | 5 |
CAD (KiCad official)
- Symbol:
UCC28220PWR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
ucc28220pwr-etched.step/ucc28220pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ucc28220pwr.step/ucc28220pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
9dff4a5c54fcd0b2, retrieved 2026-10-08, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).