Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MC79M05CDTRKG

onsemi · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DPAK-3

MC79M05CDTRKG from onsemi, in a DPAK-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; a common ground is required between the input and the output voltages.
2 VI power_in Negative unregulated input; the maximum input voltage is −35 Vdc, and the input must remain typically 1.1 V more negative than the output even at the high point of the input ripple.
3 VO power_out Regulated negative output of −5.0 V nominal for the MC79M05, capable of delivering output currents in excess of 0.5 A with adequate heatsinking.

Key specifications

Parameter Value
Manufacturer onsemi
Package DPAK-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage (TJ = 25°C) VO -4.8 -5 -5.2 Vdc TJ = 25°C; VI = −10 V, IO = 350 mA 2
Output Voltage (line and load) VO -4.75 -5.25 Vdc −7.0 Vdc ≥ VI ≥ −25 Vdc, 5.0 mA ≤ IO ≤ 350 mA 2
Line Regulation Regline 7 50 mV −7.0 Vdc ≥ VI ≥ −25 Vdc, TJ = 25°C 2
Line Regulation Regline 2 30 mV −8.0 Vdc ≥ VI ≥ −18 Vdc, TJ = 25°C 2
Load Regulation Regload 30 100 mV 5.0 mA ≤ IO ≤ 500 mA, TJ = 25°C 2
Input Bias Current IIB 4.3 8 mA TJ = 25°C 2
Input Bias Current Change IIB 0.4 mA −8.0 Vdc ≥ VI ≥ −25 Vdc, IO = 350 mA 2
Ripple Rejection RR 54 66 dB f = 120 Hz 2
Dropout Voltage VI−VO 1.1 Vdc IO = 500 mA, TJ = 25°C 2
Average Temperature Coefficient of Output Voltage VO/T 0.2 mV/°C IO = 5.0 mA, 0°C ≤ TJ ≤ 125°C 2
Output Noise Voltage Vn 40 V TA = 25°C, 10 Hz ≤ f ≤ 100 kHz 2
Input Voltage VI -35 Vdc Maximum Ratings, TA = 25°C 2
Storage Junction Temperature Tstg -65 150 °C 2
Operating Junction Temperature Range (series rating) TJ -40 150 °C Maximum Ratings table, applies to MC79M00 series 2
Operating Junction Temperature Range (C grade) TJ 0 125 °C MC79M05CDTRKG ordering table: TJ = 0°C to +125°C 6
Thermal Resistance, Junction-to-Ambient, DPAK-3 θJA 92 °C/W Case 369C (DPAK-3) 2
Thermal Resistance, Junction-to-Case, DPAK-3 θJC 6 °C/W Case 369C (DPAK-3) 2

CAD (KiCad official)

  • Symbol: MC79M05CDTRKG
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: DPAK-3 (KiCad packages3D, STEP)
  • 3D model files: mc79m05cdtrkg-etched.step / mc79m05cdtrkg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc79m05cdtrkg.step / mc79m05cdtrkg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (9 pp, sha256 cab487486a5292f6, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF