component

TB6560AFTG

Public Made by Adom

by adom

TOSHIBA Motor Driver ICs, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icstb6560aftgfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TB6560AFTG

TOSHIBA · Motor Driver ICs · VQFN-48-EP(7x7)

TB6560AFTG from TOSHIBA, in a VQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected internally; applying a voltage causes no problem.
2 CW/CCW input Rotation direction select input (L: clockwise, H: counterclockwise) with 100 kΩ (typ.) internal pull-down.
3 M2 input Excitation mode setting input with 100 kΩ (typ.) internal pull-down.
4 M1 input Excitation mode setting input with 100 kΩ (typ.) internal pull-down.
5 DCY2 input Current decay mode setting input with 100 kΩ (typ.) internal pull-down.
6 DCY1 input Current decay mode setting input with 100 kΩ (typ.) internal pull-down.
7 TQ2 input Torque (current) setting input with 100 kΩ (typ.) internal pull-down.
8 TQ1 input Torque (current) setting input with 100 kΩ (typ.) internal pull-down.
9 CLK input Clock input for microstepping with 100 kΩ (typ.) internal pull-down; fCLK max 15 kHz.
10 ENABLE input H: enable, L: all outputs OFF; 100 kΩ (typ.) internal pull-down.
11 RESET input L: reset, outputs return to their initial states; 100 kΩ (typ.) internal pull-down.
12 NC unconnected Not connected internally; applying a voltage causes no problem.
13 NC unconnected Not connected internally; applying a voltage causes no problem.
14 NC unconnected Not connected internally; applying a voltage causes no problem.
15 SGND power_in Signal ground for the control block; short to the other pin of the same function close to the IC.
16 NC unconnected Not connected internally; applying a voltage causes no problem.
17 OSC passive CR oscillation circuit connection pin that performs output chopping; fOSC max 600 kHz.
18 NC unconnected Not connected internally; applying a voltage causes no problem.
19 VMB power_in Motor power supply for the phase-B driver, 4.5 to 34 V operating (VMA/B ≥ VDD), 40 V abs max.
20 NC unconnected Not connected internally; applying a voltage causes no problem.
21 NC unconnected Not connected internally; applying a voltage causes no problem.
22 OUT_BM output OUT_B output (negative side); peak output current 2.5 A per phase.
23 NC unconnected Not connected internally; applying a voltage causes no problem.
24 NC unconnected Not connected internally; applying a voltage causes no problem.
25 NC unconnected Not connected internally; applying a voltage causes no problem.
26 PGNDB power_in Power ground for the phase-B driver.
27 NFB passive B-channel current sensing resistor connection; must be shorted externally to pin 28.
28 NFB passive B-channel current sensing resistor connection; must be shorted externally to pin 27.
29 NC unconnected Not connected internally; applying a voltage causes no problem.
30 OUT_BP output OUT_B output (positive side); peak output current 2.5 A per phase.
31 NC unconnected Not connected internally; applying a voltage causes no problem.
32 OUT_AM output OUT_A output (negative side); peak output current 2.5 A per phase.
33 NC unconnected Not connected internally; applying a voltage causes no problem.
34 NFA passive A-channel current sensing resistor connection; must be shorted externally to pin 35.
35 NFA passive A-channel current sensing resistor connection; must be shorted externally to pin 34.
36 PGNDA power_in Power ground for the phase-A driver.
37 NC unconnected Not connected internally; applying a voltage causes no problem.
38 NC unconnected Not connected internally; applying a voltage causes no problem.
39 OUT_AP output OUT_A output (positive side); peak output current 2.5 A per phase.
40 NC unconnected Not connected internally; applying a voltage causes no problem.
41 MO output Open-drain initial state sensing output, enabled in the initial state; IMO max 1 mA.
42 NC unconnected Not connected internally; applying a voltage causes no problem.
43 VMA power_in Motor power supply for the phase-A driver, 4.5 to 34 V operating (VMA/B ≥ VDD), 40 V abs max.
44 NC unconnected Not connected internally; applying a voltage causes no problem.
45 PROTECT output Open-drain output that is High when TSD is activated and High-Z in normal state; max 1 mA.
46 VDD power_in Power supply for the control block, 4.5 to 5.5 V (5.0 V typ.), 6 V abs max.
47 NC unconnected Not connected internally; applying a voltage causes no problem.
48 NC unconnected Not connected internally; applying a voltage causes no problem.
49 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package VQFN-48-EP(7x7)
Category Power Management ICs
Pins 49

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply voltage VDD (abs max) VDD 6 V Ta = 25°C 6
Power supply voltage VMA/B (abs max) VMA/B 40 V Ta = 25°C 6
Output current (peak) IO (PEAK) 2.5 A Per one phase 6
MO drain current I (MO) 1 mA 6
Protect drain current I (PROTECT) 1 mA 6
Input voltage (abs max) VIN 5 V Printed as VDD 6
Power dissipation PD 1.3 W Ta = 25°C, IC only 6
Operating temperature Topr -30 85 °C 6
Storage temperature Tstg -55 150 °C 6
Power supply voltage VDD VDD 4.5 5 5.5 V Ta = −30 to 85°C 6
Power supply voltage VMA/B VMA/B 4.5 34 V VMA/B ≥ VDD 6
Output current IOUT 1.5 A 6
Input voltage VIN 0 5.5 V 6
Clock frequency fCLK 15 kHz 6
OSC frequency fOSC 600 kHz 6
Input voltage High VIN (H) 2 V Max printed as VDD; Ta = 25°C, VDD = 5 V, VM = 24 V 7
Input voltage Low VIN (L) -0.2 0.8 V 7
Input hysteresis voltage VINhys 400 mV M1, M2, CW/CCW, CLK, RESET, ENABLE, DCY1, DCY2, TQ1, TQ2; not tested in production 7
Input current High IIN (H) 30 55 80 μA VIN = 5.0 V, internal pull-down resistor 7
Input current Low IIN (L) 1 μA VIN = 0 V 7
VDD supply current 1 IDD1 3 5 mA Outputs: Open, RESET: H, ENABLE: H (2, 1-2 phase excitation) 7
VDD supply current 2 IDD2 3 5 mA Outputs: Open, RESET: H, ENABLE: H (4W1−2, 2W1-2 phase excitation) 7
VDD supply current 3 IDD3 2 5 mA RESET: L, ENABLE: L 7
VDD supply current 4 IDD4 2 5 mA RESET: H, ENABLE: L 7
VM supply current 1 IM1 0.5 1 mA RESET: H/L, ENABLE: L 7
VM supply current 2 IM2 0.7 2 mA RESET: H/L, ENABLE: H 7
Channel-to-channel voltage differential ΔVO -5 5 % B/A, COSC = 330 μF 7
VNF voltage change, TQ1 = H, TQ2 = H VNFHH 10 20 30 % TQ1 = H, TQ2 = H 7
VNF voltage change, TQ1 = L, TQ2 = H VNFHL 45 50 55 % TQ1 = L, TQ2 = H 7
VNF voltage change, TQ1 = H, TQ2 = L VNFLH 70 75 80 % TQ1 = H, TQ2 = L 7
VNF voltage change, TQ1 = L, TQ2 = L VNFLL 100 % TQ1 = L, TQ2 = L 7
Minimum clock pulse width tW (CLK) 30 μs COSC = 330 pF 7
MO output residual voltage VOL MO 0.5 V IOL = 1 mA 7
Protect output residual voltage VOL Protect 0.5 V IOL = 1 mA; not tested in production 7
Oscillating frequency fOSC 60 130 200 kHz COSC = 330 pF 7
TSD threshold TSD 170 °C Not tested in production 7
TSD hysteresis TSDhys 20 °C Not tested in production 7
Output ON-resistance upper Ron U1F 0.35 0.5 Ω IOUT = 1.5 A 8
Output ON-resistance lower Ron L1F 0.35 0.5 Ω IOUT = 1.5 A 8
Reference voltage VNF 450 500 550 mV TQ1, TQ2 = L (100 %), OSC = 100 kHz 8
Chopping current θ = 2/16 93 98 100 % θ = 2/16 8
Chopping current θ = 3/16 91 96 100 % θ = 3/16 8
Chopping current θ = 4/16 87 92 97 % θ = 4/16 8
Chopping current θ = 5/16 83 88 93 % θ = 5/16 8
Chopping current θ = 6/16 78 83 88 % θ = 6/16 8
Chopping current θ = 7/16 72 77 82 % θ = 7/16 8
Chopping current θ = 8/16 66 71 76 % θ = 8/16 8
Chopping current θ = 9/16 58 63 68 % θ = 9/16 8
Chopping current θ = 10/16 51 56 61 % θ = 10/16 8
Chopping current θ = 11/16 42 47 52 % θ = 11/16 8
Chopping current θ = 12/16 33 38 43 % θ = 12/16 8
Chopping current θ = 13/16 24 29 34 % θ = 13/16 8
Chopping current θ = 14/16 15 20 25 % θ = 14/16 8
Chopping current θ = 15/16 5 10 15 % θ = 15/16 8
Output leakage current upper side ILH 1 μA VM = 40 V 8
Output leakage current lower side ILL 1 μA VM = 40 V 8

CAD (KiCad official)

  • Symbol: TB6560AFTG
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: VQFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: tb6560aftg-etched.step / tb6560aftg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tb6560aftg.step / tb6560aftg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (33 pp, sha256 cb301227c421f3ab, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF