Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A7200RGTT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · VQFN-16-EP(3x3)

TPS7A7200RGTT from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SNS input Output voltage sense input pin for feedback regulation of the regulator output.
2 FB input Output voltage feedback pin connected to the error amplifier; connect 220-pF ceramic capacitor from this pin to OUT.
3 PG output Active-high open-drain power-good output indicating when regulated output voltage reaches 90% of target.
4 50mV input Output voltage setting pin; connect to ground to increase output voltage by 50 mV or leave floating when not in use.
5 100mV input Output voltage setting pin; connect to ground to increase output voltage by 100 mV or leave floating when not in use.
6 200mV input Output voltage setting pin; connect to ground to increase output voltage by 200 mV or leave floating when not in use.
7 GND power_in Ground pin; connect to large-area ground plane.
8 400mV input Output voltage setting pin; connect to ground to increase output voltage by 400 mV or leave floating when not in use.
9 800mV input Output voltage setting pin; connect to ground to increase output voltage by 800 mV or leave floating when not in use.
10 1.6V input Output voltage setting pin; connect to ground to increase output voltage by 1.6 V or leave floating when not in use.
11 SS input Soft-start control pin; leave open for default soft-start or connect external capacitor to ground to enable RC-delay soft-start circuit.
12 EN input Enable control pin; logic high enables device operation, logic low disables device.
13 IN power_in Unregulated supply voltage input pin; connect input capacitor to this pin.
14 IN power_in Unregulated supply voltage input pin; connect input capacitor to this pin.
15 OUT power_out Regulated output voltage pin; minimum 4.7-μF capacitance required for stability.
16 OUT power_out Regulated output voltage pin; minimum 4.7-μF capacitance required for stability.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS7A7200RGTT
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tps7a7200rgtt-etched.step / tps7a7200rgtt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a7200rgtt.step / tps7a7200rgtt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 5cbf29e76f81c0a6, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF