Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74ACT373M96

Texas Instruments · Latches · SOIC-20-300mil

CD74ACT373M96 from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input 3-state output enable input; outputs are driven when LOW and high-impedance when HIGH.
2 0Q tri_state Tri-state output for latch channel 0, controlled by LE and OE signals.
3 0D input Data input for latch channel 0, transparent when LE is HIGH.
4 1D input Data input for latch channel 1, transparent when LE is HIGH.
5 1Q tri_state Tri-state output for latch channel 1, controlled by LE and OE signals.
6 2Q tri_state Tri-state output for latch channel 2, controlled by LE and OE signals.
7 2D input Data input for latch channel 2, transparent when LE is HIGH.
8 3D input Data input for latch channel 3, transparent when LE is HIGH.
9 3Q tri_state Tri-state output for latch channel 3, controlled by LE and OE signals.
10 GND power_in Ground connection, 0V reference.
11 LE input Latch enable input (active HIGH); data passes through to output when LE is HIGH, latched when LE is LOW.
12 4Q tri_state Tri-state output for latch channel 4, controlled by LE and OE signals.
13 4D input Data input for latch channel 4, transparent when LE is HIGH.
14 5D input Data input for latch channel 5, transparent when LE is HIGH.
15 5Q tri_state Tri-state output for latch channel 5, controlled by LE and OE signals.
16 6Q tri_state Tri-state output for latch channel 6, controlled by LE and OE signals.
17 6D input Data input for latch channel 6, transparent when LE is HIGH.
18 7D input Data input for latch channel 7, transparent when LE is HIGH.
19 7Q tri_state Tri-state output for latch channel 7, controlled by LE and OE signals.
20 VCC power_in Supply voltage, 4.5V to 5.5V for ACT series.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: CD74ACT373M96
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: cd74act373m96-etched.step / cd74act373m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74act373m96.step / cd74act373m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 6e8501e778a907d5, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF