component
74HCT02D
Public Made by Adomby adom
Nexperia Logic ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74HCT02D
Nexperia · Logic ICs · SOIC-14
74HCT02D from Nexperia, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1Y | output | Data output of gate 1; Y is HIGH only when both 1A and 1B are LOW (NOR function per Table 3). |
| 2 | 1A | input | Data input A of gate 1, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 3 | 1B | input | Data input B of gate 1, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 4 | 2Y | output | Data output of gate 2; Y is HIGH only when both 2A and 2B are LOW (NOR function per Table 3). |
| 5 | 2A | input | Data input A of gate 2, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 6 | 2B | input | Data input B of gate 2, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 7 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 8 | 3A | input | Data input A of gate 3, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 9 | 3B | input | Data input B of gate 3, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 10 | 3Y | output | Data output of gate 3; Y is HIGH only when both 3A and 3B are LOW (NOR function per Table 3). |
| 11 | 4A | input | Data input A of gate 4, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 12 | 4B | input | Data input B of gate 4, which can be driven through a current-limiting resistor above VCC because inputs include clamp diodes. |
| 13 | 4Y | output | Data output of gate 4; Y is HIGH only when both 4A and 4B are LOW (NOR function per Table 3). |
| 14 | VCC | power_in | Supply voltage; 2.0 V to 6.0 V for 74HC02 and 4.5 V to 5.5 V for 74HCT02 per the recommended operating conditions. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOIC-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 7 | V | Voltages referenced to GND | 3 | |
| Input clamping current | IIK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 3 | |
| Output clamping current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC + 0.5 V | 3 | |
| Output current | IO | -25 | 25 | mA | -0.5 V < VO < VCC + 0.5 V | 3 | |
| Supply current | ICC | 50 | mA | 3 | |||
| Ground current | IGND | -50 | mA | 3 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| Total power dissipation | Ptot | 500 | mW | SOT108-1 (SO14); derates linearly with 10.1 mW/K above 100 °C | 3 | ||
| Supply voltage | VCC | 4.5 | 5 | 5.5 | V | 74HCT02 | 4 |
| Input voltage | VI | 0 | V | 0 to VCC; 74HCT02 | 4 | ||
| Output voltage | VO | 0 | V | 0 to VCC; 74HCT02 | 4 | ||
| Ambient temperature | Tamb | -40 | 125 | °C | 74HCT02 | 4 | |
| Input transition rise and fall rate | Δt/ΔV | 1.67 | 139 | ns/V | VCC = 4.5 V; 74HCT02 | 4 | |
| HIGH-level input voltage | VIH | 2 | 1.6 | V | VCC = 4.5 V to 5.5 V; 25 °C | 5 | |
| HIGH-level input voltage | VIH | 2 | V | VCC = 4.5 V to 5.5 V; -40 °C to +125 °C | 5 | ||
| LOW-level input voltage | VIL | 1.2 | 0.8 | V | VCC = 4.5 V to 5.5 V; 25 °C | 5 | |
| LOW-level input voltage | VIL | 0.8 | V | VCC = 4.5 V to 5.5 V; -40 °C to +125 °C | 5 | ||
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | IO = -20 μA; VI = VIH or VIL; VCC = 4.5 V; 25 °C | 5 | |
| HIGH-level output voltage | VOH | 4.4 | V | IO = -20 μA; VI = VIH or VIL; VCC = 4.5 V; -40 °C to +125 °C | 5 | ||
| HIGH-level output voltage | VOH | 3.98 | 4.32 | V | IO = -4.0 mA; VI = VIH or VIL; VCC = 4.5 V; 25 °C | 5 | |
| HIGH-level output voltage | VOH | 3.7 | V | IO = -4.0 mA; VI = VIH or VIL; VCC = 4.5 V; -40 °C to +125 °C | 5 | ||
| LOW-level output voltage | VOL | 0 | 0.1 | V | IO = 20 μA; VI = VIH or VIL; VCC = 4.5 V; 25 °C | 5 | |
| LOW-level output voltage | VOL | 0.1 | V | IO = 20 μA; VI = VIH or VIL; VCC = 4.5 V; -40 °C to +125 °C | 5 | ||
| LOW-level output voltage | VOL | 0.15 | 0.26 | V | IO = 5.2 mA; VI = VIH or VIL; VCC = 4.5 V; 25 °C | 5 | |
| LOW-level output voltage | VOL | 0.4 | V | IO = 5.2 mA; VI = VIH or VIL; VCC = 4.5 V; -40 °C to +125 °C | 5 | ||
| Input leakage current | II | -0.1 | 0.1 | μA | VI = VCC or GND; VCC = 5.5 V; 25 °C | 5 | |
| Input leakage current | II | -1 | 1 | μA | VI = VCC or GND; VCC = 5.5 V; -40 °C to +125 °C | 5 | |
| Supply current | ICC | 2 | μA | VI = VCC or GND; IO = 0 A; VCC = 5.5 V; 25 °C | 5 | ||
| Supply current | ICC | 40 | μA | VI = VCC or GND; IO = 0 A; VCC = 5.5 V; -40 °C to +125 °C | 5 | ||
| Additional supply current | ΔICC | 150 | 540 | μA | per input pin; VI = VCC - 2.1 V; IO = 0 A; other inputs at VCC or GND; VCC = 4.5 V to 5.5 V; 25 °C | 5 | |
| Additional supply current | ΔICC | 735 | μA | per input pin; VI = VCC - 2.1 V; IO = 0 A; other inputs at VCC or GND; VCC = 4.5 V to 5.5 V; -40 °C to +125 °C | 5 | ||
| Propagation delay nA, nB to nY | tpd | 11 | 19 | ns | VCC = 4.5 V; see Fig. 4; 25 °C | 6 | |
| Propagation delay nA, nB to nY | tpd | 29 | ns | VCC = 4.5 V; see Fig. 4; -40 °C to +125 °C | 6 | ||
| Transition time | tt | 7 | 15 | ns | VCC = 4.5 V; see Fig. 4; 25 °C | 6 | |
| Transition time | tt | 22 | ns | VCC = 4.5 V; see Fig. 4; -40 °C to +125 °C | 6 |
CAD (KiCad official)
- Symbol:
74HCT02D - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
74hct02d-etched.step/74hct02d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74hct02d.step/74hct02d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (14 pp, sha256
2773ea732403ff2a, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).