Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

IL34119DT

IKSEMICON · Audio Amplifiers · SOIC-8

IL34119DT from IKSEMICON, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CD input Chip Disable digital input: a logic 0 (<0.8 V) sets normal operation and a logic 1 (2.0 V) sets power-down mode, with nominal input impedance of 90 kΩ.
2 FC2 passive A capacitor at this pin increases power supply rejection and affects turn-on time, and the pin can be left open if the capacitor at FC1 is sufficient.
3 FC1 passive Analog ground for the amplifiers; a 1.0 µF capacitor here with a 5.0 µF capacitor at pin 2 provides 52 dB of power supply rejection, and the pin can be used as an alternate input.
4 VIN power_in Amplifier input whose input capacitor and resistor set the low-frequency rolloff and input impedance, with the feedback resistor connected between this pin and VO1.
5 VO1 output Amplifier output #1, with a DC level of (VCC - 0.7 V)/2.
6 VCC power_in DC supply voltage of +2.0 to +16 V is applied to this pin.
7 GND power_in Ground pin for the entire circuit.
8 VO2 output Amplifier output #2, equal in amplitude and 180 degrees out of phase with VO1, with a DC level of (VCC - 0.7 V)/2.

Key specifications

Parameter Value
Manufacturer IKSEMICON
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output DC Level (VO1, VO2) VO 0.75 1.75 V VCC =3.0 V, RL =16 , Rf = 75 K 4
Output High Level VOH 0.5 V IOUT = -75 mA, VCC = 2.0 V 4
Output Low Level VOL 0.55 V IOUT = 75 mA, 2.0 V VCC 16 V 4
Output DC Offset Voltage (VO1-VO2) VO -200 200 mV VCC =6.0 V, RL =32 , Rf = 75 k 4
Input Bias Current @ VIN IIB 1600 nA VCC =6.0 V 4
Equivalent Resistance @ FC1 RFC1 100 220 K VCC = 6.0 V 4
Equivalent Resistance @ FC2 RFC2 18 40 K VCC = 6.0 V 4
Minimum High-Level Input Voltage VIH 2 V 4
Maximum Low-Level Input Voltage VIL 0.8 V 4
Input Resistance RCD 45 175 K VCC = VCD = 16 V 4
AC Input Resistance (VIN) ri 22.5 M 5
Open Loop Gain (Amplifier #1) AVOL1 60 dB f = 100 Hz, VCC = 6.0 V, VFC2 = 2.65 V 5
Closed Loop Gain (Amplifier #2) AV2 -0.35 0.35 dB f = 1.0 KHz, VCC = 6.0 V, RL=32 5
Gain Bandwidth Product GBW 1.125 MHz 5
Output Power POUT3 55 mW VCC = 3.0 V, RL = 16 , THD 10%, VFC2 = 1.15 V 5
Output Power POUT12 400 mW VCC = 12.0 V, RL = 100 , THD 10%, VFC2=12 V 5
Total Harmonic Distortion THD 5 % VCC = 6.0 V, RL = 32 , f = 1.0 KHz, POUT = 125 mW 5
Power Supply Rejection PSRR 35 dB VCC = 6.0 V, VCC = 3.0 V, C1 =, C2 = 0.01 F 5
Muting GMT 50 dB VCC = 6.0 V, f = 1.0 kHz, CD = 2.0 V 5
Maximum Power Supply Current (enabled) ICC1 5 mA VCC =3.0 V, RL =,CD=0.8V 5
Maximum Power Supply Current (disabled) ICC2 125 A VCC =3.0 V, RL =,CD=2.0V 5
Supply Voltage VCC 2 16 V 4
Load Impedance RL 8 100 Ω 4
Peak Load Current IL 200 mA 4
Differential Gain (5.0 KHz bandwidth) AVD 0 46 dB 5.0 KHz bandwidth 4
Voltage @ CD (Pin 1) VCD 0 V Pin 1 (CD); upper limit printed as VCC 4
Operating Temperature, All Package Types TA -20 70 C 4
Supply Voltage VCC 18 V Printed range 1.0 to +18 V; lower bound extracted without sign 3
Maximum Output Current at VO1, VO2 IOUT 250 mA 3
Maximum Input Voltage (FC1, FC2, CD, VIN) VIN -1 V Upper limit printed as VCC +1.0 V 3
Applied Output Voltage to VO1, VO2 when disabled VVO -1 V Upper limit printed as VCC +1.0 V 3
Storage Temperature Range Tstg -65 150 C 3
Package Thermal Resistance, surface mount package JA 180 C/W Surface mount package (SOP8) 3

CAD (KiCad official)

  • Symbol: IL34119DT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: il34119dt-etched.step / il34119dt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); il34119dt.step / il34119dt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: IKSEMICON datasheet (7 pp, sha256 0f4f1ebfce86cbbc, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF