component
TPS1100DR
Public Made by Adomby adom
Texas Instruments MOSFETs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS1100DR
Texas Instruments · MOSFETs · SOIC-8
TPS1100DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SOURCE | passive | Source terminal of the P-channel MOSFET; per Note A all source pins must be connected together in applications. |
| 2 | SOURCE | passive | Source terminal of the P-channel MOSFET; per Note A all source pins must be connected together in applications. |
| 3 | SOURCE | passive | Source terminal of the P-channel MOSFET; per Note A all source pins must be connected together in applications. |
| 4 | GATE | input | Gate input of the MOSFET; the datasheet gives gate-to-source voltage limits of 2 or -15 V and a reverse gate current IGSS of ±100 nA at VGS = -12 V. |
| 5 | DRAIN | passive | Drain terminal of the P-channel MOSFET; drain-to-source voltage is rated -15 V and per Note A all drain pins must be connected together. |
| 6 | DRAIN | passive | Drain terminal of the P-channel MOSFET; drain-to-source voltage is rated -15 V and per Note A all drain pins must be connected together. |
| 7 | DRAIN | passive | Drain terminal of the P-channel MOSFET; drain-to-source voltage is rated -15 V and per Note A all drain pins must be connected together. |
| 8 | DRAIN | passive | Drain terminal of the P-channel MOSFET; drain-to-source voltage is rated -15 V and per Note A all drain pins must be connected together. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Gate-to-source threshold voltage | VGS(th) | -1 | -1.25 | -1.5 | V | VDS = VGS, ID = -250 µA | 4 |
| Reverse gate current | IGSS | -100 | 100 | nA | VDS = 0 V, VGS = -12 V | 4 | |
| Zero-gate-voltage drain current | IDSS | -0.5 | µA | VDS = -12 V, VGS = 0 V, TJ = 25°C | 4 | ||
| Zero-gate-voltage drain current | IDSS | -10 | µA | VDS = -12 V, VGS = 0 V, TJ = 125°C | 4 | ||
| Static drain-to-source on-state resistance | rDS(on) | 180 | mΩ | VGS = -10 V, ID = -1.5 A | 4 | ||
| Static drain-to-source on-state resistance | rDS(on) | 291 | 400 | mΩ | VGS = -4.5 V, ID = -0.5 A | 4 | |
| Static drain-to-source on-state resistance | rDS(on) | 476 | 700 | mΩ | VGS = -3 V, ID = 02A | 4 | |
| Static drain-to-source on-state resistance | rDS(on) | 606 | 850 | mΩ | VGS = -2.7 V, ID = -0.2 A | 4 | |
| Forward transconductance | gfs | 2.5 | S | VDS = -10 V, ID = -2 A | 4 | ||
| Source-to-drain voltage (diode forward voltage) | VSD | -0.9 | V | IS = -1 A, VGS = 0 V | 4 | ||
| Drain-to-source voltage | VDS | -15 | V | 3 | |||
| Continuous drain current, D package | ID | -1.6 | 1.6 | A | TJ = 150°C, TA = 25°C, VGS = -10 V | 3 | |
| Continuous drain current, D package | ID | -0.72 | 0.72 | A | TJ = 150°C, TA = 125°C, VGS = -10 V | 3 | |
| Continuous drain current, D package | ID | -1 | 1 | A | TJ = 150°C, TA = 25°C, VGS = -4.5 V | 3 | |
| Continuous drain current, D package | ID | -0.47 | 0.47 | A | TJ = 150°C, TA = 125°C, VGS = -4.5 V | 3 | |
| Continuous drain current, D package | ID | -0.6 | 0.6 | A | TJ = 150°C, TA = 25°C, VGS = -3 V | 3 | |
| Continuous drain current, D package | ID | -0.33 | 0.33 | A | TJ = 150°C, TA = 125°C, VGS = -3 V | 3 | |
| Continuous drain current, D package | ID | -0.41 | 0.41 | A | TJ = 150°C, TA = 25°C, VGS = -2.7 V | 3 | |
| Continuous drain current, D package | ID | -0.28 | 0.28 | A | TJ = 150°C, TA = 125°C, VGS = -2.7 V | 3 | |
| Pulsed drain current | ID | -7 | 7 | A | TA = 25°C | 3 | |
| Continuous source current (diode conduction) | IS | -1 | A | TA = 25°C | 3 | ||
| Storage temperature range | Tstg | -55 | 150 | °C | 3 | ||
| Operating junction temperature range | TJ | -40 | 150 | °C | 3 | ||
| Operating free-air temperature range | TA | -40 | 125 | °C | 3 | ||
| Lead temperature | 260 | °C | 1,6 mm (1/16 inch) from case for 10 seconds | 3 | |||
| Power rating, D package | 791 | mW | TA ≤ 25°C | 3 | |||
| Junction-to-ambient thermal resistance, D package | RθJA | 158 | °C/W | D package, FR4 board with no special thermal considerations | 3 |
CAD (KiCad official)
- Symbol:
TPS1100DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tps1100dr-etched.step/tps1100dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps1100dr.step/tps1100dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (15 pp, sha256
936ccff12fa04953, retrieved 2026-11-06, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).