Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LP4069B6F

LOWPOWER · Battery Management · SOT-23-6

LP4069B6F from LOWPOWER, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CHRG output Open-drain charge status output that is pulled low by an internal NMOS while the battery is charging and can be pulled high by an external resistor when the charge cycle completes.
2 GND power_in Connection to system ground.
3 BAT power_out Connection to the battery, which needs a 10µF tantalum capacitor for stability when no battery is attached and only a 1µF ceramic capacitor when a battery is attached.
4 VIN power_in Input power source to connect to a wall adapter, with the charger automatically disabled when the input rises above the 7V OVP threshold and the part rated to 28V input.
5 FULL output Open-drain charge status output that can be pulled high by an external resistor while charging and is pulled low by an internal N-channel MOSFET when the charge cycle completes.
6 ISET passive Charge current programming pin, where the charge current is set by connecting a 1% resistor (RISET) to ground.

Key specifications

Parameter Value
Manufacturer LOWPOWER
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN Input Voltage VIN 4.5 5 6 V 5
Regulated Output (Float) Voltage VFLOAT 4.158 4.2 4.242 V IBAT=40mA, 5
Input Voltage to GND -0.3 28 V 4
BAT Voltage GND -5 15 V 4
Other pin to GND -0.3 6.5 V 4
Maximum Soldering Temperature 260 ℃ at leads, 10 sec 4
Operating Junction Temperature Range TJ -20 85 ℃ 4
Storage Temperature -65 165 ℃ 4
IIN Input Supply Current IIN 80 uA IBAT=4.2V 5
VIN Under Voltage Lockout Threshold VUV 3.5 V From VIN Low to High 5
Input Voltage OVP VOVP 7 V VIN Rising 5
OVP Hysteresis VOVP_HYS 150 mV 5
BAT Pin Current (RISET=3.4k) IBAT 500 mA RISET=3.4k, Current Mode 5
BAT Pin Current (RISET=17k) IBAT 100 mA RISET=17k, Current Mode 5
BAT Pin Current (VBAT=4.2V) IBAT 1 uA VBAT=4.2V (VIN=float or 0V) 5
Trickle Charge Current ITRIKL 10 %IBAT VBAT<VTRIKL, RISET=10k, Current Mode 5
Trickle Charge Threshold Voltage VTRIKL 2.6 V VBAT Rising 5
Trickle Charge Hysteresis Voltage VTRHYS 150 mV 5
Termination Current Threshold ITERM 10 %IBAT 5
ISET Pin Voltage VISET 1 V RISET=10k, Current Mode 5
CHRG/FULL Pin Weak Pull-Down Current ICHRG 5 uA VCHRG=5V 5
CHRG/FULL Pin Output Low Voltage VCHRG 0.5 V ICHRG=5mA 5
Recharge Battery Threshold Voltage ΔVRECHRG 150 mV VFLOAT-VRECHRG 5
EN Logic-Low Voltage Threshold VEN_ON 0.4 V 5
EN Logic-High Voltage Threshold VEN_OFF 1.4 V 5
Junction Temperature in Constant Temperature Mode TLIM 125 °C 5
Thermal Resistance (SOT23-6, θJA) θJA 200 ℃/W 4
ESD HBM (Human Body Model) 2 KV Human Body Mode 4
ESD MM (Machine Model) 200 V Machine Mode 4

CAD (KiCad official)

  • Symbol: LP4069B6F
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: lp4069b6f-etched.step / lp4069b6f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp4069b6f.step / lp4069b6f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LOWPOWER datasheet (8 pp, sha256 9986abea42da0b2c, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF