Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HC132PWR

Texas Instruments · Logic Gates · TSSOP-14

SN74HC132PWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger input A to first 2-input NAND gate; accepts 0 to VCC voltage levels
2 1B input Schmitt-trigger input B to first 2-input NAND gate; accepts 0 to VCC voltage levels
3 1Y output First 2-input NAND gate output implementing Y = A•B; balanced CMOS push-pull with max 25 mA continuous current
4 2A input Schmitt-trigger input A to second 2-input NAND gate; accepts 0 to VCC voltage levels
5 2B input Schmitt-trigger input B to second 2-input NAND gate; accepts 0 to VCC voltage levels
6 2Y output Second 2-input NAND gate output implementing Y = A•B; balanced CMOS push-pull with max 25 mA continuous current
7 GND power_in Ground connection; maximum continuous sink current 50 mA
8 3Y output Third 2-input NAND gate output implementing Y = A•B; balanced CMOS push-pull with max 25 mA continuous current
9 3A input Schmitt-trigger input A to third 2-input NAND gate; accepts 0 to VCC voltage levels
10 3B input Schmitt-trigger input B to third 2-input NAND gate; accepts 0 to VCC voltage levels
11 4Y output Fourth 2-input NAND gate output implementing Y = A•B; balanced CMOS push-pull with max 25 mA continuous current
12 4A input Schmitt-trigger input A to fourth 2-input NAND gate; accepts 0 to VCC voltage levels
13 4B input Schmitt-trigger input B to fourth 2-input NAND gate; accepts 0 to VCC voltage levels
14 VCC power_in Positive power supply voltage; recommended 2V to 6V with max 50 mA continuous source current

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HC132PWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hc132pwr-etched.step / sn74hc132pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hc132pwr.step / sn74hc132pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 e64b8f3b9eb2b3d6, retrieved 2026-09-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF