Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

M24256-DRDW8TP

STMicroelectronics · EEPROM · TSSOP-8

M24256-DRDW8TP from STMicroelectronics, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E0 input Chip enable input that sets the b1 bit of the 7-bit device select code; it must be tied to VCC or VSS, and when left floating it is read as low (0).
2 E1 input Chip enable input that sets the b2 bit of the 7-bit device select code; it must be tied to VCC or VSS, and when left floating it is read as low (0).
3 E2 input Chip enable input that sets the b3 bit of the 7-bit device select code; it must be tied to VCC or VSS, and when left floating it is read as low (0).
4 VSS power_in Ground, the reference for the VCC supply voltage.
5 SDA bidirectional Serial data I/O; an open-drain output that requires a pull-up resistor to VCC and may be wire-OR'ed with other open-drain or open-collector signals on the bus.
6 SCL input Serial clock input used to strobe data on SDA(in) and to output data on SDA(out).
7 WC input Write control input: driving it high disables write operations to the entire memory array (device select and address bytes are acknowledged, data bytes are not); driving it low or leaving it floating enables writes.
8 VCC power_in Supply voltage, 1.7 V to 5.5 V over the -40 °C to 105 °C range, to be decoupled close to the VCC/VSS pins (typically 10 nF to 100 nF).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TSSOP-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: M24256-DRDW8TP
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: m24256-drdw8tp-etched.step / m24256-drdw8tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m24256-drdw8tp.step / m24256-drdw8tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (42 pp, sha256 3645922ca393ca1e, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF