component
TPS73201QDRBRQ1
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS73201QDRBRQ1
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SON-8-EP(3x3)
TPS73201QDRBRQ1 from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Regulator output, stable with no external output capacitor; the output has no active pulldown during overvoltage. |
| 2 | NC | unconnected | No internal connection. |
| 3 | FB | input | Input to the control-loop error amplifier that sets the output voltage; FB pin current is 0.1 µA typical and 0.45 µA maximum for TPS73201-Q1. |
| 4 | GND | power_in | Ground connection for the regulator. |
| 5 | EN | input | Enable input: driving it high turns the regulator on, and driving it below 0.5 V (maximum) puts the regulator in shutdown; if unused, connect it to IN. |
| 6 | NC | unconnected | No internal connection. |
| 7 | NC | unconnected | No internal connection. |
| 8 | IN | power_in | Unregulated input supply, specified from 1.7 V to 5.5 V. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SON-8-EP(3x3) |
| Category | Power Management (PMIC) |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Internal reference voltage (TPS73201-Q1) | VFB | 1.198 | 1.204 | 1.21 | V | TJ = 25°C | 6 |
| Output voltage accuracy at nominal, TJ = 25°C | -0.5 | 0.5 | % | TJ = 25°C | 6 | ||
| Output voltage accuracy over line, load and temperature | -1 | 1 | % | VOUT + 0.5V ≤ VIN ≤ 5.5V; 10mA ≤ IOUT ≤ 250mA | 6 | ||
| Dropout voltage | VDO | 40 | 150 | mV | IOUT = 250mA | 6 | |
| Output current limit | ICL | 250 | 425 | 600 | mA | VOUT = 0.9 × VOUT(nom) | 6 |
| Reverse leakage current | IREV | 0.1 | 10 | µA | VEN ≤ 0.5V,0V ≤ VIN ≤ VOUT | 6 | |
| Ground pin current (new device) | IGND | 400 | 630 | µA | IOUT = 10mA (IQ),新器件 | 6 | |
| Ground pin current (legacy device) | IGND | 400 | 550 | µA | IOUT = 10mA (IQ),传统器件 | 6 | |
| Ground pin current at full load | IGND | 650 | 950 | µA | IOUT = 250mA | 6 | |
| Shutdown current | ISHDN | 0.02 | 1 | µA | VEN ≤ 0.5V,VOUT ≤ VIN ≤ 5.5V | 6 | |
| Feedback pin current (TPS73201) | IFB | 0.1 | 0.45 | µA | 6 | ||
| EN pin high-level voltage (enabled) | VEN(high) | 1.7 | V | 6 | |||
| EN pin low-level voltage (shutdown) | VEN(low) | 0 | 0.5 | V | 6 | ||
| Enable pin current (enabled) | IEN(high) | 0.02 | 0.1 | µA | VEN = 5.5V | 6 | |
| Junction-to-ambient thermal resistance (DRB) | RθJA | 47.8 | °C/W | DRB (VSON) 8-pin | 5 | ||
| Junction-to-case (top) thermal resistance (DRB) | RθJC(top) | 83 | °C/W | DRB (VSON) 8-pin | 5 | ||
| Junction-to-top characterization parameter (DRB) | ψJT | 2.1 | °C/W | DRB (VSON) 8-pin | 5 | ||
| Junction-to-board characterization parameter (DRB) | ψJB | 17.8 | °C/W | DRB (VSON) 8-pin | 5 | ||
| Junction-to-case (bottom) thermal resistance (DRB) | RθJC(bot) | 12.1 | °C/W | DRB (VSON) 8-pin | 5 |
CAD (KiCad official)
- Symbol:
TPS73201QDRBRQ1 - Footprint:
Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm - 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps73201qdrbrq1-etched.step/tps73201qdrbrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps73201qdrbrq1.step/tps73201qdrbrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (42 pp, sha256
e296980839b1607c, retrieved 2026-11-05, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).