component
PJ54M33DE
Public Made by Adomby adom
PJSEMI Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, DFN1x1-4L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPJ54M33DE
PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN1x1-4L
PJ54M33DE from PJSEMI, in a DFN1x1-4L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | power_out | Regulated output voltage (3.3 V nominal for this variant), with a maximum output current of 350 mA and VOUT-to-GND absolute maximum of -0.3 V to +6 V; a minimum 10 µF ceramic output capacitor is required, placed close to VOUT and GND. |
| 2 | GND | power_in | Ground reference for VIN and VOUT; a wide copper trace is required for both VIN and GND on the PCB, and the input and output capacitors should sit as close to the device as possible. |
| 3 | EN | input | Chip enable, active high (VIL max 0.4 V, VIH min 1 V); the pin is neither pulled up nor pulled down internally and is high impedance, so it must not float and should be tied to VIN when the enable function is unused. |
| 4 | VIN | power_in | Power input with a supply range of 3 V to 45 V per recommended operating conditions and an absolute maximum VIN-to-GND rating of -0.3 V to +55 V; a 1 µF ceramic input capacitor should be placed close to the device. |
| 5 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | PJSEMI |
| Package | DFN1x1-4L |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
PJ54M33DE - Footprint:
Package_DFN_QFN:UDFN-4-1EP_1x1mm_P0.65mm_EP0.48x0.48mm - 3D model: DFN1x1-4L (KiCad packages3D, STEP)
- 3D model files:
pj54m33de-etched.step/pj54m33de-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pj54m33de.step/pj54m33de.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: PJSEMI datasheet (25 pp, sha256
a099acd22b0d0f80, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).