Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CC1020RSSR

Texas Instruments · RF Transceiver ICs · QFN-32-EP(7x7)

CC1020RSSR from Texas Instruments, in a QFN-32-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PCLK input Programming clock for the SPI configuration interface.
2 PDI input Programming data input for the SPI configuration interface.
3 PDO output Programming data output for the SPI configuration interface.
4 DGND power_in Ground connection (0 V) for digital modules and digital I/O.
5 DVDD power_in Power supply (3 V typical) for digital modules and digital I/O; the same supply voltage must be used for DVDD and AVDD, within 2.3 V to 3.6 V.
6 DGND power_in Ground connection (0 V) for digital modules (substrate).
7 DCLK output Clock for data in both receive and transmit mode; can be used as receive data output in asynchronous mode, and is high-impedance in power down (BIAS_PD = 1).
8 DIO bidirectional Data input in transmit mode and data output in receive mode; can also start power-up sequencing in receive, and is high-impedance in power down (BIAS_PD = 1).
9 LOCK output PLL lock indicator, active low; can also be used as a general digital output or as receive data output in synchronous NRZ/Manchester mode, and is high-impedance in power down (BIAS_PD = 1).
10 XOSC_Q1 input Crystal oscillator or external clock input.
11 XOSC_Q2 output Crystal oscillator output.
12 AVDD power_in Power supply (3 V typical) for the crystal oscillator.
13 AVDD power_in Power supply (3 V typical) for the IF VGA.
14 LNA_EN output General digital output that can be used to control an external LNA if higher sensitivity is needed.
15 PA_EN output General digital output that can be used to control an external PA if higher output power is needed.
16 AVDD power_in Power supply (3 V typical) for the global bias generator and IF anti-alias filter.
17 R_BIAS output Connection for an external precision bias resistor (82 kΩ, ±1%).
18 AVDD power_in Power supply (3 V typical) for the LNA input stage.
19 RF_IN input RF signal input from the antenna; requires external AC coupling.
20 AVDD power_in Power supply (3 V typical) for the LNA.
21 RF_OUT output RF signal output to the antenna.
22 AVDD power_in Power supply (3 V typical) for the LO buffers, mixers, prescaler, and first PA stage.
23 AVDD power_in Power supply (3 V typical) for the VCO.
24 VC input VCO control voltage input from the external loop filter.
25 AGND power_in Ground connection (0 V) for analog modules (guard).
26 AD_REF power_in 3 V reference input for the ADC.
27 AVDD power_in Power supply (3 V typical) for the charge pump and phase detector.
28 CHP_OUT output PLL charge pump output to the external loop filter.
29 AVDD power_in Power supply (3 V typical) for the ADC.
30 DGND power_in Ground connection (0 V) for digital modules (guard).
31 DVDD power_in Power supply connection (3 V typical) for digital modules.
32 PSEL input Programming chip select, active low, for the configuration interface; has an internal pullup resistor.
33 AGND passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-32-EP(7x7)
Category RF And Wireless
Pins 33

CAD (KiCad official)

  • Symbol: CC1020RSSR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_7x7mm_P0.65mm_EP4.7x4.7mm
  • 3D model: QFN-32-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: cc1020rssr-etched.step / cc1020rssr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cc1020rssr.step / cc1020rssr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (92 pp, sha256 95a068512472a742, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF