Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP2996MX

Texas Instruments · DDR SDRAM · SOIC-8

LP2996MX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference.
2 SD input Active-low shutdown input that tri-states VTT while maintaining VREF active and reducing quiescent current; has internal pullup.
3 VSENSE input Feedback input for remote load regulation of VTT; connect to middle of termination bus or to VTT output if remote regulation not used.
4 VREF power_in Buffered output of VDDQ/2 reference for Northbridge and memory; remains active during shutdown and thermal shutdown.
5 VDDQ power_in Input for internal reference generating VTT = VDDQ/2 via two 50-kΩ internal resistors; optimal connection is directly to 2.5-V rail at DIMM.
6 AVIN power_in Power supply input for internal control circuitry; must be ≥ PVIN and typically connected to 2.5-V with PVIN for SSTL-2 applications.
7 PVIN power_in Power input for output stage; must be ≤ AVIN; higher values increase maximum continuous output current up to 1.5 A but increase power dissipation.
8 VTT tri_state Regulated output for termination resistors capable of sourcing and sinking up to ±3 A peak current; tri-states during shutdown or thermal shutdown.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: LP2996MX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lp2996mx-etched.step / lp2996mx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp2996mx.step / lp2996mx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 7893016d1b8b5962, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF