component
DMP2120U-7
Public Made by Adomby adom
Diodes Incorporated MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownDMP2120U-7
Diodes Incorporated · MOSFETs · SOT-23
DMP2120U-7 from Diodes Incorporated, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G | input | Gate; the datasheet gives a gate-source voltage rating of ±8V and a threshold of -0.4V to -1.0V at VDS = VGS, ID = -250µA. |
| 2 | S | passive | Source; the continuous body diode forward current is -1.3A (Note 6), and the drain-source voltage rating is -20V. |
| 3 | D | passive | Drain; the datasheet gives a drain-source voltage of -20V and a continuous drain current of -3.8A at TA = +25°C, VGS = -4.5V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Voltage | VDSS | -20 | V | 2 | |||
| Gate-Source Voltage | VGSS | -8 | 8 | V | 2 | ||
| Continuous Drain Current (Note 6), TA = +25°C | ID | -3.8 | A | VGS = -4.5V, steady state, TA = +25°C | 2 | ||
| Continuous Drain Current (Note 6), TA = +70°C | ID | -3 | A | VGS = -4.5V, steady state, TA = +70°C | 2 | ||
| Maximum Continuous Body Diode Forward Current (Note 6) | IS | -1.3 | A | 2 | |||
| Pulsed Drain Current | IDM | -20 | A | 10µs pulse, duty cycle = 1% | 2 | ||
| Total Power Dissipation (Note 5) | PD | 0.8 | W | Note 5: FR-4 PCB, 2oz copper, minimum recommended pad layout | 2 | ||
| Total Power Dissipation (Note 6) | PD | 1.3 | W | Note 6: FR-4 PCB, 2oz copper, 1inch square copper plate | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 5), Steady State | RθJA | 163 | °C/W | Note 5: steady state | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 5), t<10s | RθJA | 114 | °C/W | Note 5: t<10s | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 6), Steady State | RθJA | 94 | °C/W | Note 6: steady state | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 6), t<10s | RθJA | 66 | °C/W | Note 6: t<10s | 2 | ||
| Operating and Storage Temperature Range | TJ, TSTG | -55 | 150 | °C | 2 | ||
| Drain-Source Breakdown Voltage | BVDSS | -20 | V | VGS = 0V, ID = -250μA | 2 | ||
| Zero Gate Voltage Drain Current, TJ = +25°C | IDSS | -1 | μA | VDS = -20V, VGS = 0V | 2 | ||
| Gate-Source Leakage | IGSS | -100 | 100 | nA | VGS = ±8V, VDS = 0V | 2 | |
| Gate Threshold Voltage | VGS(TH) | -0.4 | -1 | V | VDS = VGS, ID = -250μA | 2 | |
| Static Drain-Source On-Resistance | RDS(ON) | 51 | 62 | mΩ | VGS = -4.5V, ID = -4.2A | 2 | |
| Static Drain-Source On-Resistance | RDS(ON) | 71 | 90 | mΩ | VGS = -2.5V, ID = -3.4A | 2 | |
| Static Drain-Source On-Resistance | RDS(ON) | 116 | 150 | mΩ | VGS = -1.8V, ID = -2.0A | 2 | |
| Diode Forward Voltage | VSD | -0.7 | -1.1 | V | VGS = 0V, IS = -1A | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | Body Diode Reverse Recovery Charge QRR, 1.9, nC IS = -2.0A, di/dt = -100A/μs Notes: 5. Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout. | 2 | |
| contacts | Copper | tin | • Terminals: FinishMatte Tin Annealed over Copper Lead-Frame. | 1 |
CAD (KiCad official)
- Symbol:
DMP2120U-7 - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
dmp2120u-7-etched.step/dmp2120u-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dmp2120u-7.step/dmp2120u-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (7 pp, sha256
00120a124486bf97, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).