component
TPS65721RSNR
Public Made by Adomby adom
Texas Instruments Power Management - Specialized, QFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS65721RSNR
Texas Instruments · Power Management - Specialized · QFN-32-EP(4x4)
TPS65721RSNR from Texas Instruments, in a QFN-32-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | FB_LDO1 | input | Feedback input for LDO1, which sets the LDO1 output regulation; absolute maximum voltage on FB_LDO1 is -0.3 V to 3.6 V with respect to AGND. |
| 2 | HOLD_LDO1 | input | Power-on input for LDO1; when pulled HIGH, LDO1 is kept enabled after PB_IN is released HIGH. |
| 3 | THRESHOLD | input | Input voltage to the reset comparator; when the voltage falls below the threshold, the RESET output is actively pulled LOW. |
| 4 | GPIO3 | bidirectional | General purpose I/O or 5-mA current source; GPIOx pins are limited to -0.3 V to VSYS with respect to AGND. |
| 5 | GPIO2 | bidirectional | General purpose I/O or 5-mA current source; GPIOx pins are limited to -0.3 V to VSYS with respect to AGND. |
| 6 | GPIO1 | bidirectional | General purpose I/O; GPIOx pins are limited to -0.3 V to VSYS with respect to AGND. |
| 7 | GPIO0 | bidirectional | General purpose I/O; GPIOx pins are limited to -0.3 V to VSYS with respect to AGND. |
| 8 | SCLK | input | Clock input for the I2C interface. |
| 9 | NC | unconnected | Not connected; shown as NC in the top-view pin drawing and not listed in the pin function table. |
| 10 | NC | unconnected | Not connected; shown as NC in the top-view pin drawing and not listed in the pin function table. |
| 11 | MODE | input | Pull HIGH to force the DCDC1 converter into PWM mode. |
| 12 | SDAT | bidirectional | Data line for the I2C interface. |
| 13 | INT | output | Open-drain interrupt output. |
| 14 | RESET | output | Open-drain output of the reset generator; it goes active LOW when the voltage at THRESHOLD falls below the threshold voltage. |
| 15 | PB_IN | input | Push-button input; turns on DCDC1 and LDO1 if pulled to GND. |
| 16 | ISET | input | Connect a resistor from this pin to GND to set the fast-charge current; the valid resistor range is 1500 Ω to 11.25 kΩ. |
| 17 | AC | input | Input power for the power manager; connect to external DC supply, with recommended input voltage 4.35 V to 28 V. |
| 18 | AC | input | Input power for the power manager; connect to external DC supply, with recommended input voltage 4.35 V to 28 V. |
| 19 | SYS | output | System voltage output of the power path manager and power input for step-down converter DCDC1; recommended VSYS is 2.2 V to 5.6 V. |
| 20 | SYS | output | System voltage output of the power path manager and power input for step-down converter DCDC1; recommended VSYS is 2.2 V to 5.6 V. |
| 21 | BAT | bidirectional | Connect to battery + terminal; average current into and out of BAT is limited to 300 mA. |
| 22 | BAT | bidirectional | Connect to battery + terminal; average current into and out of BAT is limited to 300 mA. |
| 23 | L1 | output | Switch output of step-down converter DCDC1; use an inductor of 2.2 µH to 4.7 µH. |
| 24 | PGND | power_in | Power ground. |
| 25 | HOLD_DCDC1 | input | Power-on input for DCDC1; when pulled HIGH, the DC-DC converter is kept enabled after PB_IN is released HIGH. |
| 26 | FB_DCDC1 | input | Feedback input of the DCDC1 step-down converter. |
| 27 | TS | input | Connect a thermistor from this pin to GND for battery temperature monitoring; absolute maximum voltage is -0.3 V to 3.6 V with respect to AGND. |
| 28 | AGND | power_in | Analog ground. |
| 29 | GND | power_in | Connect to AGND and PGND. |
| 30 | VINLDO1 | input | Input voltage for LDO1; recommended range is 1.8 V to VSYS. |
| 31 | VLDO1 | output | Output voltage from LDO1; recommended range is 0.8 V to 3.3 V with output current up to 200 mA. |
| 32 | NC | unconnected | Not connected; shown as NC in the top-view pin drawing and not listed in the pin function table. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | QFN-32-EP(4x4) |
| Category | Power Management (PMIC) |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
TPS65721RSNR - Footprint:
Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm - 3D model: QFN-32-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
tps65721rsnr-etched.step/tps65721rsnr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps65721rsnr.step/tps65721rsnr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (70 pp, sha256
abb2b61d6cfdc4b7, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).