Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV9061SQDBVRQ1

Texas Instruments · Operational Amplifier · SOT-23-6

TLV9061SQDBVRQ1 from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Amplifier output; the datasheet describes it as the output pin for the single-channel amplifier.
2 V- power_in Negative (lowest) supply, or ground for single-supply operation; the operating supply range is 1.8 V to 5.5 V across V+ to V-.
3 IN+ input Non-inverting input; the input common-mode range extends 0.1 V beyond each supply rail (V- - 0.1 V to V+ + 0.1 V).
4 IN- input Inverting input; the input voltage must stay within the common-mode range of (V-) - 0.1 V to (V+) + 0.1 V under recommended operating conditions.
5 SHDN input Active-low shutdown input: low disables the amplifier and high enables it, with a high level of at least 1.1 V and a low level of at most V- + 0.2 V.
6 V+ power_in Positive (highest) supply; absolute maximum supply voltage (V+) - (V-) is 6 V and the recommended supply is 1.8 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Amplifiers/Comparators
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage VOS -1.85 0.3 1.85 mV VS = 5V 10
Input offset voltage over temperature VOS -2 2 mV VS = 5V, TA = -40°C to 125°C 10
Power-supply rejection ratio PSRR -80 7 80 µV/V VS = 1.8V to 5.5V, VCM = (V-) 10
Common-mode voltage range (min relative to V-, max relative to V+) VCM -0.1 0.1 V VS = 1.8V to 5.5V; min referenced to (V-), max referenced to (V+) 10
Common-mode rejection ratio CMRR 80 103 dB VS = 5.5V, (V-), 0.1V < VCM < (V+), 1.4V, TA = -40°C to 125°C 10
Common-mode rejection ratio CMRR 57 75 dB VS = 5.5V, VCM = -0.1V to 5.6V, TA = -40°C to 125°C 10
Common-mode rejection ratio CMRR 88 dB VS = 1.8V, (V-), 0.1V < VCM < (V+), 1.4V, TA = -40°C to 125°C 10
Common-mode rejection ratio CMRR 70 dB VS = 1.8V, VCM = -0.1V to 1.9V, TA = -40°C to 125°C 10
Open-loop voltage gain AOL 100 dB VS = 1.8V, (V-) + 0.04V < VO < (V+), 0.04V, RL = 10kΩ 10
Open-loop voltage gain AOL 104 130 dB VS = 5.5V, (V-) + 0.05V < VO < (V+), 0.05V, RL = 10kΩ 10
Output voltage swing from supply rail VO 20 mV VS = 5.5V, RL = 10kΩ 11
Output voltage swing from supply rail VO 60 mV VS = 5.5V, RL = 2kΩ 11
Quiescent current per amplifier IQ 538 750 µA VS = 5.5V, IO = 0mA 11
Quiescent current per amplifier over temperature IQ 800 µA VS = 5.5V, IO = 0mA, TA = -40°C to 125°C 11
Quiescent current per amplifier in shutdown IQSD 0.5 1.5 µA VS = 1.8V to 5.5V, all amplifiers disabled, SHDN low 11
Shutdown high-level threshold (amplifier enabled), referenced to (V-) VSHDN_TH (R_HI) 0.9 1.1 V VS = 1.8V to 5.5V; referenced to (V-) 11
Shutdown low-level threshold (amplifier disabled), referenced to (V-) VSDHN_TH (R_LO) 0.2 0.7 V VS = 1.8V to 5.5V; referenced to (V-) 11
Thermal resistance, junction-to-ambient (DBV 6-pin, SOT-23) RθJA 210.9 °C/W DBV (SOT-23) 6-pin column, TLV9061S-Q1 9
Thermal resistance, junction-to-case (top) (DBV 6-pin, SOT-23) RθJC(top) 130.5 °C/W DBV (SOT-23) 6-pin column, TLV9061S-Q1 9
Thermal resistance, junction-to-board (DBV 6-pin, SOT-23) RθJB 91.7 °C/W DBV (SOT-23) 6-pin column, TLV9061S-Q1 9
Junction-to-top characterization parameter (DBV 6-pin, SOT-23) ψJT 70.1 °C/W DBV (SOT-23) 6-pin column, TLV9061S-Q1 9
Junction-to-board characterization parameter (DBV 6-pin, SOT-23) ψJB 91.5 °C/W DBV (SOT-23) 6-pin column, TLV9061S-Q1 9

CAD (KiCad official)

  • Symbol: TLV9061SQDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tlv9061sqdbvrq1-etched.step / tlv9061sqdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv9061sqdbvrq1.step / tlv9061sqdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 668b650594bcfe91, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF