Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TSV612IDT

STMicroelectronics · Operational Amplifier · SOIC-8

TSV612IDT from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Out1 output Amplifier 1 rail-to-rail output, swinging to within 35 mV max of either rail with a 10 kΩ load and stable with capacitive loads up to 100 pF in follower configuration.
2 In1- input Amplifier 1 inverting input with common mode range (VCC-) - 0.1 V to (VCC+) + 0.1 V and 1 pA typ input bias current.
3 In1+ input Amplifier 1 non-inverting input with common mode range (VCC-) - 0.1 V to (VCC+) + 0.1 V and 1 pA typ input bias current.
4 VCC- power_in Negative supply (GND in single-supply use), with a 10 nF decoupling capacitor advised close to the pin.
5 In2+ input Amplifier 2 non-inverting input with common mode range (VCC-) - 0.1 V to (VCC+) + 0.1 V and 1 pA typ input bias current.
6 In2- input Amplifier 2 inverting input with common mode range (VCC-) - 0.1 V to (VCC+) + 0.1 V and 1 pA typ input bias current.
7 Out2 output Amplifier 2 rail-to-rail output, swinging to within 35 mV max of either rail with a 10 kΩ load and stable with capacitive loads up to 100 pF in follower configuration.
8 VCC+ power_in Positive supply, operating range 1.5 to 5.5 V (absolute maximum 6 V), with a 10 nF decoupling capacitor advised close to the pin.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: TSV612IDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tsv612idt-etched.step / tsv612idt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tsv612idt.step / tsv612idt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (21 pp, sha256 cba404efd89d0113, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF