Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PCM1789PWR

Texas Instruments · ADCs/DACs - Special Purpose · TSSOP-24

PCM1789PWR from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LRCK input Audio data word clock input
2 BCK input Audio data bit clock input
3 DIN input Audio data input
4 RST input Reset and power-down control input with active low logic
5 SCKI input System clock input from 2.048 MHz to 36.864 MHz
6 VDD power_in Digital power supply, +3.3 V nominal
7 DGND power_in Digital ground
8 VCC1 power_in Analog power supply 1, +5 V nominal
9 VCOM output Analog common-mode voltage output biased to 0.5 × VCC1 with 7.5 kΩ impedance and ±1 μA source/sink current
10 AGND1 power_in Analog ground 1
11 VOUTL- output Negative analog output from DAC left channel, ±8 VPP differential into 5 kΩ ac-coupled or 15 kΩ dc-coupled load
12 VOUTL+ output Positive analog output from DAC left channel, ±8 VPP differential into 5 kΩ ac-coupled or 15 kΩ dc-coupled load
13 VOUTR+ output Positive analog output from DAC right channel, ±8 VPP differential into 5 kΩ ac-coupled or 15 kΩ dc-coupled load
14 VOUTR- output Negative analog output from DAC right channel, ±8 VPP differential into 5 kΩ ac-coupled or 15 kΩ dc-coupled load
15 AGND2 power_in Analog ground 2
16 VCC2 power_in Analog power supply 2, +5 V nominal
17 AMUTEI input Analog mute control input with active low logic
18 ZERO2/AMUTEO output Zero detect flag output 2 or analog mute control output in open-drain configuration with active low logic, selectable via MZSEL register bit
19 ZERO1 output Zero detect flag output 1 with configurable active high or low polarity via ZREV register bit
20 MODE input Control port mode selection pin: tied to VDD for SPI with ADR6=1, pulled up to VDD for SPI with ADR6=0, pulled down to GND for hardware auto mode, or tied to GND for I2C
21 MD/SDA/DEMP bidirectional Serial data input for SPI mode, open-drain data line for I2C mode, or de-emphasis control input for hardware mode
22 MC/SCL/FMT input Serial clock input for SPI mode, clock line for I2C mode, or audio format select input for hardware mode
23 MS/ADR0/RSV input Chip select for SPI mode, address select bit 0 for I2C mode, or reserved input for hardware mode (set low)
24 ADR5/ADR1/RSV input Address select bit 5 for SPI mode, address select bit 1 for I2C mode, or reserved input for hardware mode (set low)

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Data Acquisition
Pins 24

CAD (KiCad official)

  • Symbol: PCM1789PWR
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: pcm1789pwr-etched.step / pcm1789pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pcm1789pwr.step / pcm1789pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 2265fea2541a26cc, retrieved 2026-09-26, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF