component
DAC7568IAPWR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DACs), TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDAC7568IAPWR
Texas Instruments · Digital To Analog Converters (DACs) · TSSOP-14
DAC7568IAPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SYNC | input | Level-triggered active-low frame synchronization input with Schmitt-Trigger logic; if SYNC is taken high before the 31st clock edge the write sequence is ignored. |
| 2 | AVDD | power_in | Power-supply input, 2.7V to 5.5V. |
| 3 | VOUTA | output | Analog output voltage from DAC A. |
| 4 | VOUTC | output | Analog output voltage from DAC C. |
| 5 | VOUTE | output | Analog output voltage from DAC E. |
| 6 | VOUTG | output | Analog output voltage from DAC G. |
| 7 | VREFIN/VREFOUT | bidirectional | Positive reference input or reference output at 2.5V when the internal reference is used; for grades A and B external VREFIN (max) must be ≤ AVDD, and for grades C and D external VREFIN (max) must be ≤ AVDD/2. |
| 8 | VOUTH | output | Analog output voltage from DAC H. |
| 9 | VOUTF | output | Analog output voltage from DAC F. |
| 10 | VOUTD | output | Analog output voltage from DAC D. |
| 11 | VOUTB | output | Analog output voltage from DAC B. |
| 12 | GND | power_in | Ground reference point for all circuitry on the device. |
| 13 | DIN | input | Serial data input clocked into the 32-bit input shift register on each falling edge of SCLK, with Schmitt-Trigger logic input. |
| 14 | SCLK | input | Serial clock input supporting data transfer at rates up to 50MHz, with Schmitt-Trigger logic input. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Data Converters |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
DAC7568IAPWR - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
dac7568iapwr-etched.step/dac7568iapwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac7568iapwr.step/dac7568iapwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (69 pp, sha256
f2d267be35c09fba, retrieved 2026-10-28, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).