component
PMS154C-S16
Public Made by Adomby adom
PADAUK Tech Microcontroller Units (MCUs/MPUs/SOCs), SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPMS154C-S16
PADAUK Tech · Microcontroller Units (MCUs/MPUs/SOCs) · SOP-16
PMS154C-S16 from PADAUK Tech, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PB4/TM2PWM/PG0PWM | bidirectional | Bit 4 of port B, digital input or two-state output with optional pull-up, also Timer2 output or PWMG0 output, and can wake the system from sleep if bit 4 of pbdier is set. |
| 2 | PB5/TM3PWM/PG0PWM | bidirectional | Bit 5 of port B, digital input or two-state output with optional pull-up, also Timer3 output or PWMG0 output, and can wake the system from sleep if bit 5 of pbdier is set. |
| 3 | PB6/TM3PWM/CIN2-/PG1PWM | bidirectional | Bit 6 of port B, digital input or two-state output with optional pull-up, also comparator minus input 2, Timer3 output or PWMG1 output, and can wake the system from sleep if bit 6 of pbdier is set. |
| 4 | PB7/TM3PWM/CIN3-/PG1PWM | bidirectional | Bit 7 of port B, digital input or two-state output with optional pull-up, also comparator minus input 3, Timer3 output or PWMG1 output, and can wake the system from sleep if bit 7 of pbdier is set. |
| 5 | VDD | power_in | Positive power supply, operating range 1.8V to 5.5V (absolute maximum 5.5V). |
| 6 | PA7/X1 | bidirectional | Bit 7 of port A (digital input or two-state output with pull-up) or crystal oscillator pin X1, where bit 7 of padier should be cleared to prevent leakage, and it can wake the system from sleep. |
| 7 | PA6/X2 | bidirectional | Bit 6 of port A (digital input or two-state output with pull-up) or crystal oscillator pin X2, where bit 6 of padier should be cleared to prevent leakage, and it can wake the system from sleep. |
| 8 | PA5/PRST#/PG2PWM | bidirectional | Bit 5 of port A (digital input or open-drain output with pull-up only), hardware reset PRST# or PWMG2 output, with a 33 ohm series resistor advised in input mode for noise immunity, and it can wake the system from sleep. |
| 9 | PA3/TM2PWM/COM4/CIN1-/PG2PWM | bidirectional | Bit 3 of port A, digital input or two-state output with pull-up, also comparator minus input 1, Timer2 output, COM4 (1/2 VDD) for LCD or PWMG2 output, and can wake the system from sleep. |
| 10 | PA4/COM3/CIN+/CIN4-/PG1PWM | bidirectional | Port A bit 4, digital input or two-state output with pull-up, also COM3 (1/2 VDD) for LCD, comparator plus input or minus input 4, or PWMG1 output, and can wake the system from sleep. |
| 11 | PA0/INT0/COM2/CO/PG0PWM | bidirectional | Bit 0 of port A, digital input or two-state output with pull-up, also external interrupt 0 (both edges), comparator output, COM2 (1/2 VDD) for LCD or PWMG0 output, and can wake the system from sleep. |
| 12 | GND | power_in | Ground. |
| 13 | PB0/INT1/COM1 | bidirectional | Bit 0 of port B, digital input or two-state output with pull-up, also external interrupt 1 (both edges) or COM1 (1/2 VDD) for LCD, and can wake the system from sleep if bit 0 of pbdier is set. |
| 14 | PB1 | bidirectional | Bit 1 of port B, digital input or two-state output with optional pull-up, and can wake the system from sleep if bit 1 of pbdier is set. |
| 15 | PB2/TM2PWM/PG2PWM | bidirectional | Bit 2 of port B, digital input or two-state output with optional pull-up, also Timer2 output or PWMG2 output, and can wake the system from sleep if bit 2 of pbdier is set. |
| 16 | PB3/PG2PWM | bidirectional | Bit 3 of port B, digital input or two-state output with optional pull-up, also PWMG2 output, and can wake the system from sleep if bit 3 of pbdier is set. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | PADAUK Tech |
| Package | SOP-16 |
| Category | Embedded Processors & Controllers |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Voltage | VDD | 1.8 | 5.5 | V | * Subject to LVR tolerance | 17 | |
| Low Voltage Reset tolerance | LVR% | -5 | 5 | % | 17 | ||
| Power On Reset Voltage | VPOR | 1.9 | 2 | 2.1 | V | 17 | |
| Power Down Current | IPD | 0.5 | uA | fSYS= 0Hz, VDD =3.3V (by stopsys command) | 17 | ||
| Power Save Current | IPS | 5 | uA | VDD =3.3V (by stopexe command, disable IHRC) | 17 | ||
| Input low voltage PA5 | VIL | 0 | 0.2 | V | PA5 (max printed as 0.2 VDD) | 17 | |
| Input low voltage other IO | VIL | 0 | 0.1 | V | other IO (max printed as 0.1 VDD) | 17 | |
| Input high voltage for IO lines | VIH | 0.7 | V | min printed as 0.7 VDD; max VDD | 17 | ||
| IO sink current (normal) PA0,PA3,PA4,PB2,PB5,PB6 | IOL | 10 | mA | VDD=3.3V, VOL=0.33V | 17 | ||
| IO sink current (normal) PA6,PA7,PB0,PB1,PB3,PB4,PB7 | IOL | 6 | mA | VDD=3.3V, VOL=0.33V | 17 | ||
| IO sink current (normal) PA5 | IOL | 5 | mA | VDD=3.3V, VOL=0.33V | 17 | ||
| IO sink current (low) PA5 | IOL | 5 | mA | VDD=3.3V, VOL=0.33V | 17 | ||
| IO sink current (low) others | IOL | 2 | mA | VDD=3.3V, VOL=0.33V | 17 | ||
| IO drive current (normal) | IOH | -5 | mA | VDD=3.3V, VOH=2.97V | 17 | ||
| IO drive current (low) | IOH | -1.6 | mA | VDD=3.3V, VOH=2.97V | 17 | ||
| Input voltage | VIN | -0.3 | 0.3 | V | max printed as VDD + 0.3 | 17 | |
| Injected current on pin | IINJ (PIN) | 1 | mA | VDD +0.3≧VIN≧ -0.3 | 17 | ||
| Pull-high Resistance | RPH | 200 | KΩ | VDD=3.3V | 17 | ||
| Frequency of IHRC after calibration | fIHRC | 15.84 | 16 | 16.16 | MHz | VDD=5V, Ta=25°C | 17 |
| Frequency of IHRC after calibration | fIHRC | 15.2 | 16.8 | MHz | VDD =2.0V~5.5V, -20°C <Ta<70°C | 17 | |
| Frequency of IHRC after calibration | fIHRC | 13.6 | 18.4 | MHz | VDD =1.8V~5.5V, -20°C <Ta<70°C | 17 | |
| Interrupt pulse width | tINT | 30 | ns | VDD = 3.3V | 17 | ||
| RAM data retention voltage | VDR | 1.5 | V | In power-down mode | 18 | ||
| Normal boot-up period | tSBP | 47 | ms | @ VDD =5V | 18 | ||
| Fast boot-up period | tSBP | 780 | us | @ VDD =5V | 18 | ||
| External reset pulse width | tRST | 120 | us | 18 | |||
| Comparator offset | CPos | 10 | 20 | mV | design reference, not tested | 18 | |
| Comparator input common mode | CPcm | 0 | V | max printed as VDD -1.5 | 18 | ||
| Comparator response time | CPspt | 100 | 500 | ns | Both rising and falling | 18 | |
| Stable time to change comparator mode | CPmc | 2.5 | 7.5 | us | 18 | ||
| Comparator current consumption | CPcs | 20 | uA | VDD = 3.3V | 18 | ||
| Supply Voltage (absolute maximum) | VDD | 1.8 | 5.5 | V | Maximum Rating: 5.5V | 18 | |
| Input Voltage (absolute maximum) | VIN | -0.3 | 0.3 | V | max printed as VDD + 0.3V | 18 | |
| Operating Temperature | -20 | 70 | °C | 18 | |||
| Storage Temperature | -50 | 125 | °C | 18 | |||
| Junction Temperature | 150 | °C | 18 | ||||
| Operating Current IHRC | IOP | 0.3 | mA | fSYS=IHRC/16=1MIPS@3V | 17 | ||
| Operating Current ILRC | IOP | 12 | uA | fSYS=ILRC=70KHz@3V | 17 | ||
| Operating Current EOSC | IOP | 10 | uA | fSYS=EOSC=32KHz@3V (reserved) | 17 |
CAD (KiCad official)
- Symbol:
PMS154C-S16 - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
pms154c-s16-etched.step/pms154c-s16-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pms154c-s16.step/pms154c-s16.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: PADAUK Tech datasheet (86 pp, sha256
b7180f1ed6eade0c, retrieved 2026-10-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).