Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

ESP32-S2FH4

Espressif Systems · RF Transceiver ICs · QFN-56-EP(7x7)

ESP32-S2FH4 from Espressif Systems, in a QFN-56-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDDA power_in Analog power supply (typ. 3.3 V).
2 LNA_IN bidirectional RF input/output; connects to the 2.4 GHz Wi-Fi antenna through the matching network.
3 VDD3P3 power_in Analog power supply for the RF PA (typ. 3.3 V).
4 VDD3P3 power_in Analog power supply for the RF PA (typ. 3.3 V).
5 GPIO0 bidirectional General-purpose I/O, RTC-capable. Strapping pin: high = SPI boot (default), low = download boot.
6 GPIO1 bidirectional GPIO, muxed with RTC_GPIO1, TOUCH1, ADC1_CH0.
7 GPIO2 bidirectional GPIO, muxed with RTC_GPIO2, TOUCH2, ADC1_CH1.
8 GPIO3 bidirectional GPIO, muxed with RTC_GPIO3, TOUCH3, ADC1_CH2.
9 GPIO4 bidirectional GPIO, muxed with RTC_GPIO4, TOUCH4, ADC1_CH3.
10 GPIO5 bidirectional GPIO, muxed with RTC_GPIO5, TOUCH5, ADC1_CH4.
11 GPIO6 bidirectional GPIO, muxed with RTC_GPIO6, TOUCH6, ADC1_CH5.
12 GPIO7 bidirectional GPIO, muxed with RTC_GPIO7, TOUCH7, ADC1_CH6.
13 GPIO8 bidirectional GPIO, muxed with RTC_GPIO8, TOUCH8, ADC1_CH7.
14 GPIO9 bidirectional GPIO, muxed with RTC_GPIO9, TOUCH9, ADC1_CH8, FSPIHD.
15 GPIO10 bidirectional GPIO, muxed with RTC_GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4.
16 GPIO11 bidirectional GPIO, muxed with RTC_GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5.
17 GPIO12 bidirectional GPIO, muxed with RTC_GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6.
18 GPIO13 bidirectional GPIO, muxed with RTC_GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7.
19 GPIO14 bidirectional GPIO, muxed with RTC_GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS.
20 VDD3P3_RTC power_in Analog power input for the RTC analog domain (typ. 3.3 V).
21 XTAL_32K_P bidirectional 32.768 kHz RTC crystal input P, muxed with GPIO15/RTC_GPIO15/U0RTS/ADC2_CH4.
22 XTAL_32K_N bidirectional 32.768 kHz RTC crystal input N, muxed with GPIO16/RTC_GPIO16/U0CTS/ADC2_CH5.
23 DAC_1 bidirectional 8-bit DAC channel 1 output, muxed with GPIO17/RTC_GPIO17/U1TXD/ADC2_CH6.
24 DAC_2 bidirectional 8-bit DAC channel 2 output, muxed with GPIO18/RTC_GPIO18/U1RXD/ADC2_CH7/CLK_OUT3.
25 GPIO19 bidirectional USB OTG D-, muxed with GPIO19/RTC_GPIO19/U1RTS/ADC2_CH8/CLK_OUT2.
26 GPIO20 bidirectional USB OTG D+, muxed with GPIO20/RTC_GPIO20/U1CTS/ADC2_CH9/CLK_OUT1.
27 VDD3P3_RTC_IO power_in Power supply input for RTC IO domain and for CPU IO (typ. 3.3 V).
28 GPIO21 bidirectional GPIO, muxed with RTC_GPIO21.
29 SPICS1 bidirectional Reserved on ESP32-S2FH4: not connected to internal 4 MB flash and not recommended for other uses.
30 VDD_SPI power_out Output of an internal LDO (1.8 V) or bypass of VDD3P3_RTC_IO (3.3 V) for the SPI flash/PSRAM power rail. On ESP32-S2FH4 with internal 3.3 V flash, VDD_SPI must be sourced from VDD3P3_RTC_IO through R_SPI.
31 SPIHD bidirectional Bonded internally to the 4 MB SPI flash HOLD# (SPIHD). Do not use for other functions on ESP32-S2FH4.
32 SPIWP bidirectional Bonded internally to the 4 MB SPI flash WP# (SPIWP). Do not use for other functions on ESP32-S2FH4.
33 SPICS0 bidirectional Bonded internally to the 4 MB SPI flash CS# (SPICS0). Do not use for other functions on ESP32-S2FH4.
34 SPICLK bidirectional Bonded internally to the 4 MB SPI flash CLK (SPICLK). Do not use for other functions on ESP32-S2FH4.
35 SPIQ bidirectional Bonded internally to the 4 MB SPI flash DO (SPIQ). Do not use for other functions on ESP32-S2FH4.
36 SPID bidirectional Bonded internally to the 4 MB SPI flash DI (SPID). Do not use for other functions on ESP32-S2FH4.
37 GPIO33 bidirectional GPIO, muxed with SPIIO4 and FSPIHD. Power domain selectable between VDD3P3_CPU (default) and VDD_SPI.
38 GPIO34 bidirectional GPIO, muxed with SPIIO5 and FSPICS0. Power domain selectable between VDD3P3_CPU (default) and VDD_SPI.
39 GPIO35 bidirectional GPIO, muxed with SPIIO6 and FSPID. Power domain selectable between VDD3P3_CPU (default) and VDD_SPI.
40 GPIO36 bidirectional GPIO, muxed with SPIIO7 and FSPICLK. Power domain selectable between VDD3P3_CPU (default) and VDD_SPI.
41 GPIO37 bidirectional GPIO, muxed with SPIDQS and FSPIQ. Power domain selectable between VDD3P3_CPU (default) and VDD_SPI.
42 GPIO38 bidirectional GPIO, muxed with FSPIWP.
43 MTCK bidirectional JTAG TCK, muxed with GPIO39 and CLK_OUT3.
44 MTDO bidirectional JTAG TDO, muxed with GPIO40 and CLK_OUT2.
45 VDD3P3_CPU power_in CPU IO power supply input (typ. 3.3 V).
46 MTDI bidirectional JTAG TDI, muxed with GPIO41 and CLK_OUT1.
47 MTMS bidirectional JTAG TMS, muxed with GPIO42.
48 U0TXD bidirectional UART0 TX (also used by ROM code for boot-log print by default). Muxed with GPIO43 and CLK_OUT1.
49 U0RXD bidirectional UART0 RX (used for firmware download). Muxed with GPIO44 and CLK_OUT2.
50 GPIO45 bidirectional GPIO. Strapping pin: sampled at reset to select VDD_SPI voltage (pull-down = 3.3 V default, pull-up = 1.8 V).
51 VDDA power_in Analog power supply (typ. 3.3 V) for the crystal oscillator / PLL.
52 XTAL_N output Main crystal oscillator output (40 MHz XTAL).
53 XTAL_P input Main crystal oscillator input (40 MHz XTAL).
54 VDDA power_in Analog power supply (typ. 3.3 V).
55 GPIO46 input Input-only GPIO. Strapping pin (default pull-down); controls ROM-code UART boot-log print behavior together with eFuse UART_PRINT_CONTROL.
56 CHIP_PU input Chip enable: high = chip is enabled, low = chip is powered down. Must not be left floating; typically driven by a reset supervisor or an RC power-on delay.
57 GND power_in Ground / exposed thermal pad on the bottom of the QFN-56 package. Must be soldered to the PCB ground plane for thermal and electrical reasons.

Key specifications

Parameter Value
Manufacturer Espressif Systems
Package QFN-56-EP(7x7)
Category RF And Wireless
Pins 57

Ordering variants

Same part, different packaging or reel option.

  • ESP32-S2FH4
  • ESP32-S2FH2
  • ESP32-S2R2
  • ESP32-S2FN4R2

CAD (KiCad official)

  • Symbol: ESP32-S2FH4
  • Footprint: Package_DFN_QFN:QFN-56-1EP_7x7mm_P0.4mm_EP4x4mm
  • 3D model: QFN-56-EP(7x7) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Espressif Systems datasheet (52 pp, sha256 4a9a84db4a708c85, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF