AP2120N-3.3TRG1
Public Made by Adomby adom
Diodes Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownAP2120N-3.3TRG1
Diodes · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23
AP2120N-3.3TRG1 from Diodes, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator. Tie directly to the system ground plane; quiescent current (~25µA) returns through this pin. |
| 2 | VOUT | power_out | Regulated 3.3V output (±2% accuracy). Sources up to 150mA continuous (250mA current-limited). Requires a ≥1µF ceramic output capacitor with ESR between 0.01Ω and 100Ω for stability. |
| 3 | VIN | power_in | Unregulated input voltage supply, 2V to 6V recommended operating range (6.5V absolute max). Requires a 1µF ceramic input capacitor. For 3.3V output, VIN should be ≥ 3.5V to stay out of dropout at rated load. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes |
| Package | SOT-23 |
| Category | PMIC |
| Pins | 3 |
Ordering variants
AP2120N-3.3TRG1
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage | VOUT | 3.234 | 3.3 | 3.366 | V | VIN = 4.3V, 1mA ≤ IOUT ≤ 30mA | 12 |
| Output Current | IOUT | 150 | mA | VIN-VOUT = 1V | 12 | ||
| Load Regulation | VRLOAD | 12 | 40 | mV | VIN = 4.3V, 1mA ≤ IOUT ≤ 80mA | 12 | |
| Line Regulation | VRLINE | 4 | 16 | mV | 3.8V ≤ VIN ≤ 6V, IOUT = 30mA | 12 | |
| Dropout Voltage | VDROP | 20 | 40 | mV | IOUT = 10mA | 12 | |
| Dropout Voltage | VDROP | 200 | 300 | mV | IOUT = 100mA | 12 | |
| Dropout Voltage | VDROP | 300 | 500 | mV | IOUT = 150mA | 12 | |
| Quiescent Current | IQ | 25 | 50 | µA | VIN = 4.3V, IOUT = 0mA | 12 | |
| Output Voltage Temperature Coefficient | ∆VOUT/∆T | -330 | 330 | µV/°C | IOUT = 30mA | 12 | |
| Output Voltage Temperature Coefficient | (∆VOUT/VOUT)/∆T | -100 | 100 | ppm/°C | IOUT = 30mA | 12 | |
| Input Voltage | VIN | 6 | V | 12 | |||
| Power Supply Rejection Ratio | PSRR | 65 | dB | Ripple 0.5Vp-p, f = 1kHz, VIN = 4.3V | 12 | ||
| Short Current Limit | ILIMIT | 50 | mA | VOUT = 0V | 12 | ||
| RMS Output Noise | VNOISE | 30 | µVrms | TA = +25°C, 10Hz ≤ f ≤ 100kHz | 12 | ||
| Input Voltage | VIN | 2 | 6 | V | 3 | ||
| Operating Junction Temperature Range | TJ | -40 | 85 | °C | 3 | ||
| Input Voltage | VIN | 6.5 | V | 3 | |||
| Enable Input Voltage | VCE | -0.3 | V | Upper limit printed as VIN +0.3 V | 3 | ||
| Output Current | IOUT | 300 | mA | 3 | |||
| Junction Temperature | TJ | 150 | °C | 3 | |||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 3 | ||
| Lead Temperature | TLEAD | 260 | °C | Soldering, 10s | 3 | ||
| Thermal Resistance (Junction to Ambient) | θJA | 250 | °C/W | SOT-23 (Note 5) | 3 | ||
| ESD (Human Body Model) | ESD | 2000 | V | Human Body Model | 3 | ||
| ESD (Machine Model) | ESD | 200 | V | Machine Model | 3 |
CAD (KiCad official)
- Symbol:
AP2120N-3.3TRG1 - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
ap2120n-3-3trg1-etched.step/ap2120n-3-3trg1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap2120n-3-3trg1.step/ap2120n-3-3trg1.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ap2120n-3-3trg1.step |
59 KB | You want the bare part, or you mark your own boards. |
ap2120n-3-3trg1-etched.step |
2.4 MB | You want the part with AP2120N-3.3TRG1 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 581 faces against 69 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes datasheet (19 pp, sha256
66be4c8fbb47afd5, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).