Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LM25069PMM-1

Texas Instruments · Surge Protection Devices (SPDs) · MSOP-10

LM25069PMM-1 from Texas Instruments, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SENSE input Current sense input; the voltage across the current sense resistor is measured from VIN to this pin, and when the voltage reaches 50mV the load current is limited and the fault timer activates.
2 VIN power_in Positive supply input; a small ceramic bypass capacitor close to this pin is recommended to suppress transients that occur when the load current is switched off.
3 UVLO/EN input Under-voltage lockout; an external resistor divider from the system input voltage sets the under-voltage turn-on threshold with enable threshold of 1.17V at the pin, and can be used for remote shutdown control.
4 OVLO input Over-voltage lockout; an external resistor divider from the system input voltage sets the over-voltage turn-off threshold with disable threshold of 1.16V at the pin.
5 GND power_in Circuit ground.
6 TIMER passive Timing capacitor; an external capacitor connected to this pin sets the insertion time delay, fault timeout period, and restart timing of the LM25069-2.
7 PWR passive Power limit set; an external resistor connected to this pin sets the maximum power dissipation allowed in the external series pass MOSFET.
8 PGD output Power good indicator open-drain output; active (high) when external MOSFET VDS decreases below 1.3V, switches low when VDS increases above 1.9V.
9 OUT input Output feedback connected to the output rail and external MOSFET source; internally used to determine MOSFET VDS voltage for power limiting and to control the PGD indicator.
10 GATE output Gate drive output connected to the external MOSFET's gate; this pin's voltage is limited at 19.5V above ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10
Category Circuit Protection
Pins 10

CAD (KiCad official)

  • Symbol: LM25069PMM-1
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: lm25069pmm-1-etched.step / lm25069pmm-1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm25069pmm-1.step / lm25069pmm-1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 ed81a1b21e4ba208, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF