Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

RS3235YTDC10

Jiangsu RUNIC Tech · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN-10L(3x3)

RS3235YTDC10 from Jiangsu RUNIC Tech, in a DFN-10L(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Regulator output. Requires >=10 uF ceramic output capacitor for stability. Supplies up to 3 A continuous (4 A peak). Actively pulled low by an internal MOSFET during shutdown. Pins 1, 2, 3 are internally tied together on the DFN3x3-10L.
2 VOUT power_out Regulator output (tied to pins 1 and 3). See VOUT description.
3 VOUT power_out Regulator output (tied to pins 1 and 2). See VOUT description.
4 FB input Voltage feedback pin. Connect to the midpoint of an external resistor divider between VOUT and GND to program the output voltage. Internal reference VREF = 0.8 V (typ). FB input current is +/-100 nA.
5 POK output Power-OK open-drain output. Pulled low when VFB is outside the Power-OK voltage window (rising threshold ~93% of VFB). Requires an external pull-up. Sinks up to 5 mA at 0.2 V typ. Includes ~10 us debounce and ~3 ms delay.
6 EN input Active-high enable input. VIH = 1.2 V min (rising), VIL = 0.5 V max (falling). Pulling EN below 0.5 V shuts off the output. If left open, an internal 800-2000 kOhm pull-low resistor disables the regulator. Re-enabling triggers a new soft-start.
7 VIN power_in Main power supply input for the pass element (1.0 V to 6.0 V). A >=10 uF decoupling capacitor is recommended near this pin. Monitored by the VIN POR (0.9 V typ rising threshold). Pins 7, 8, 9 are internally tied together on the DFN3x3-10L.
8 VIN power_in Main power supply input (tied to pins 7 and 9). See VIN description.
9 VIN power_in Main power supply input (tied to pins 7 and 8). See VIN description.
10 VCNTL power_in Bias supply input for internal control circuitry (3.0 V to 6.0 V, +5 V recommended). Requires ~0.1 uF decoupling. Monitored by the VCNTL POR (2.7 V typ rising threshold). Must exceed VOUT by ~2 V for the specified dropout on VIN.
11 GND power_in Exposed thermal pad. Ground return for the device; must be connected to the ground plane for proper operation and heat dissipation (theta_JA = 50 C/W).

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package DFN-10L(3x3)
Category PMIC
Pins 11

Ordering variants

Same part, different packaging or reel option.

  • RS3235YTDC10
  • RS3235YTDC10YEK

CAD (KiCad official)

  • Symbol: RS3235YTDC10
  • Footprint: Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • 3D model: DFN-10L(3x3) (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
rs3235ytdc10.step 126 KB You want the bare part, or you mark your own boards.
rs3235ytdc10-etched.step 2.4 MB You want the part with RS3235YTDC10 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 588 faces against 74 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (21 pp, sha256 9e844e456273e744, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF