component
VIPER122LSTR
Public Made by Adomby adom
STMicroelectronics AC-DC Controllers And Regulators, SOP-10. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownVIPER122LSTR
STMicroelectronics · AC-DC Controllers And Regulators · SOP-10
VIPER122LSTR from STMicroelectronics, in a SOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Connected to the source of the internal power MOSFET and the controller ground reference. |
| 2 | VCC | power_in | Supply voltage of the control section, which provides the charging current of the external capacitor; operating voltage range is 11.5 V to 23.5 V. |
| 3 | NC | unconnected | Not connected; the pin must be left floating. |
| 4 | EA-OUT | output | Output of the error amplifier, with a saturation limit of 3 V typical and a maximum absolute voltage of 3.5 V. |
| 5 | EA-IN | input | Input of the error amplifier, with an absolute maximum pin voltage range of -0.3 V to 4.8 V. |
| 6 | DRAIN | passive | High voltage drain pin rated 730 V drain-to-source; the startup bias current is drawn from this pin and it should connect to a PCB copper area for heat dissipation. |
| 7 | DRAIN | passive | High voltage drain pin rated 730 V drain-to-source; the startup bias current is drawn from this pin and it should connect to a PCB copper area for heat dissipation. |
| 8 | DRAIN | passive | High voltage drain pin rated 730 V drain-to-source; the startup bias current is drawn from this pin and it should connect to a PCB copper area for heat dissipation. |
| 9 | DRAIN | passive | High voltage drain pin rated 730 V drain-to-source; the startup bias current is drawn from this pin and it should connect to a PCB copper area for heat dissipation. |
| 10 | DRAIN | passive | High voltage drain pin rated 730 V drain-to-source; the startup bias current is drawn from this pin and it should connect to a PCB copper area for heat dissipation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOP-10 |
| Category | Power Management (PMIC) |
| Pins | 10 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-to-source (ground) voltage | VDS | 730 | V | 7 | |||
| Pulse drain current | ID | 2 | A | limited by TJ = 150 °C | 7 | ||
| Input pin voltage | VEA-IN | -0.3 | 4.8 | V | 7 | ||
| Out pin voltage | VEA-OUT | -0.3 | 3.5 | V | 7 | ||
| Supply voltage | VCC | -0.3 | V | max: Self limited | 7 | ||
| Input current | ICC | 20 | mA | 7 | |||
| Power dissipation | PTOT | 1 | W | TA < 50 °C | 7 | ||
| Junction temperature range | TJ | -40 | 150 | °C | 7 | ||
| Storage temperature | TSTG | -55 | 150 | °C | 7 | ||
| Thermal resistance junction to case (1) | RTH-JC | 10 | °C/W | Dissipated power = 1 W; standard single side FR4 board with minimum copper area | 7 | ||
| Thermal resistance junction ambient (1) | RTH-JA | 155 | °C/W | Dissipated power = 1 W; standard single side FR4 board with minimum copper area | 7 | ||
| Thermal resistance junction to case (2) | RTH-JC | 5 | °C/W | Dissipated power = 1 W; 100 mm2 (0.155 sq in) of Cu (35 μm thick) | 7 | ||
| Thermal resistance junction ambient (2) | RTH-JA | 95 | °C/W | Dissipated power = 1 W; 100 mm2 (0.155 sq in) of Cu (35 μm thick) | 7 | ||
| Breakdown voltage | VBVDSS | 730 | V | ID = 1 mA, EA-OUT = GND | 9 | ||
| Drain-source ON state resistance | RDS(on) | 27 | Ω | ID = 0.2 A; TJ = 25 °C | 9 | ||
| OFF state DRAIN leakage current | IDSS | 70 | μA | VDRAIN = 730 V | 9 | ||
| Drain-source start voltage | VSTART | 45 | V | 9 | |||
| Startup charging current | ICH1 | -0.6 | -1.8 | mA | VDRAIN = 100 V; VCC = 4 V | 9 | |
| Charging current during operation | ICH2 | -7 | -14 | mA | VDRAIN = 100 V; VCC = 9 V falling edge | 9 | |
| Operating voltage range | VCC | 11.5 | 23.5 | V | 9 | ||
| VCC clamp voltage | VCLAMP | 23.5 | V | ICC = 15 mA | 9 | ||
| VCC ON threshold | VON | 12 | 13 | 14 | V | 9 | |
| VCC low value | VCCL | 9.5 | 10.5 | 11.5 | V | 9 | |
| UVLO | VOFF | 7 | 8 | 9 | V | 9 | |
| Operating supply current, not switching | ICC0 | 0.7 | mA | Not switching | 9 | ||
| Operating supply current, switching | ICC1 | 1.6 | mA | Switching | 9 | ||
| Operating supply current, with VCC < VOFF | ICC2 | 0.35 | mA | VCC = 6 V | 9 | ||
| VCC clamp protection | ICC_FAIL | 4 | mA | VCC = VCLAMP; VEA-OUT = 3.3 V | 9 | ||
| Drain current limit (OCP) | ILIM | 0.4 | 0.45 | 0.5 | A | VEA-OUT = 3.3 V | 9 |
| Minimum turn ON time | TON(MIN) | 450 | ns | 9 | |||
| FOSC | FOSC | 54 | 60 | 66 | kHz | 9 | |
| Modulation depth | FD | -4 | 4 | kHz | 9 | ||
| Max. duty cycle | DMAX | 70 | 80 | % | 9 | ||
| E/A reference voltage | VREF | 3.2 | 3.3 | 3.4 | V | 9 | |
| Burst mode threshold | VEA-BM | 1 | 1.1 | 1.2 | V | 10 | |
| ΔVEA-OUT / ΔID | HEA-OUT | 3 | 6 | V/A | 10 | ||
| Thermal shutdown temperature (1) | TSD | 150 | 160 | °C | 10 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | switched start-up bias current is drawn from this pin too. Connect to a PCB copper area to help heat | 5 |
CAD (KiCad official)
- Symbol:
VIPER122LSTR - Footprint:
Package_SO:SOIC-10_3.9x4.9mm_P1mm - 3D model: SOP-10 (KiCad packages3D, STEP)
- 3D model files:
viper122lstr-etched.step/viper122lstr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);viper122lstr.step/viper122lstr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (21 pp, sha256
9b647f0feefa1735, retrieved 2026-11-06, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).