component
74LVC3G06DC
Public Made by Adomby adom
Nexperia Inverters, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74LVC3G06DC
Nexperia · Inverters · VSSOP-8-0.5mm
74LVC3G06DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input of inverter 1; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with absolute maximum VI of -0.5 V to +6.5 V. |
| 2 | 3Y | output | Open-drain data output of inverter 3; high-impedance when the input is HIGH and LOW when the input is LOW (per the function table), rated for VO up to 5.5 V in active mode. |
| 3 | 2A | input | Data input of inverter 2; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with absolute maximum VI of -0.5 V to +6.5 V. |
| 4 | GND | power_in | Ground (0 V) reference for all voltages. |
| 5 | 2Y | output | Open-drain data output of inverter 2; high-impedance when the input is HIGH and LOW when the input is LOW (per the function table), rated for VO up to 5.5 V in active mode. |
| 6 | 3A | input | Data input of inverter 3; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with absolute maximum VI of -0.5 V to +6.5 V. |
| 7 | 1Y | output | Open-drain data output of inverter 1; high-impedance when the input is HIGH and LOW when the input is LOW (per the function table), rated for VO up to 5.5 V in active mode. |
| 8 | VCC | power_in | Supply voltage; recommended range 1.65 V to 5.5 V (absolute maximum -0.5 V to +6.5 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | VSSOP-8-0.5mm |
| Category | Logic |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC supply voltage | VCC | -0.5 | 6.5 | V | 4 | ||
| input clamping current | IIK | -50 | mA | VI < 0 V | 4 | ||
| input voltage | VI | -0.5 | 6.5 | V | 4 | ||
| output clamping current | IOK | -50 | mA | VO < 0 V | 4 | ||
| output voltage | VO | -0.5 | 6.5 | V | Active mode | 4 | |
| output current | IO | 50 | mA | VO = 0 V to 6.5 V | 4 | ||
| supply current | ICC | 100 | mA | 4 | |||
| ground current | IGND | -100 | mA | 4 | |||
| storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| total power dissipation | Ptot | 250 | mW | Tamb = -40 °C to +125 °C | 4 | ||
| supply voltage | VCC | 1.65 | 5.5 | V | 4 | ||
| input voltage | VI | 0 | 5.5 | V | 4 | ||
| output voltage | VO | 0 | 5.5 | V | Active mode | 4 | |
| ambient temperature | Tamb | -40 | 125 | °C | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 20 | ns/V | VCC = 1.65 V to 2.7 V | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 10 | ns/V | VCC = 2.7 V to 5.5 V | 4 | ||
| HIGH-level input voltage | VIH | 1.7 | V | Tamb = -40 °C to +85 °C; VCC = 2.3 V to 2.7 V | 5 | ||
| HIGH-level input voltage | VIH | 2 | V | Tamb = -40 °C to +85 °C; VCC = 2.7 V to 3.6 V | 5 | ||
| LOW-level input voltage | VIL | 0.7 | V | Tamb = -40 °C to +85 °C; VCC = 2.3 V to 2.7 V | 5 | ||
| LOW-level input voltage | VIL | 0.8 | V | Tamb = -40 °C to +85 °C; VCC = 2.7 V to 3.6 V | 5 | ||
| LOW-level output voltage | VOL | 0.1 | V | Tamb = -40 °C to +85 °C; VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 5.5 V | 5 | ||
| LOW-level output voltage | VOL | 0.45 | V | Tamb = -40 °C to +85 °C; VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V | 5 | ||
| LOW-level output voltage | VOL | 0.3 | V | Tamb = -40 °C to +85 °C; VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V | 5 | ||
| LOW-level output voltage | VOL | 0.4 | V | Tamb = -40 °C to +85 °C; VI = VIH or VIL; IO = 12 mA; VCC = 2.7 V | 5 | ||
| LOW-level output voltage | VOL | 0.55 | V | Tamb = -40 °C to +85 °C; VI = VIH or VIL; IO = 24 mA; VCC = 3.0 V | 5 | ||
| input leakage current | II | -1 | 1 | μA | Tamb = -40 °C to +85 °C; VI = 5.5 V or GND; VCC = 0 V to 5.5 V | 5 | |
| OFF-state output current | IOZ | -2 | 2 | μA | Tamb = -40 °C to +85 °C; VI = VIH or VIL; VO = VCC or GND; VCC = 5.5 V | 5 | |
| power-off leakage current | IOFF | -2 | 2 | μA | Tamb = -40 °C to +85 °C; VI or VO = 5.5 V; VCC = 0 V | 5 | |
| supply current | ICC | 0.1 | 4 | μA | Tamb = -40 °C to +85 °C; VI = 5.5 V or GND; IO = 0 A; VCC = 1.65 V to 5.5 V | 5 | |
| additional supply current per pin | ΔICC | 5 | 500 | μA | Tamb = -40 °C to +85 °C; VI = VCC - 0.6 V; IO = 0 A; VCC = 2.3 V to 5.5 V | 5 | |
| LOW-level output voltage | VOL | 0.1 | V | Tamb = -40 °C to +125 °C; VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 5.5 V | 6 | ||
| LOW-level output voltage | VOL | 0.7 | V | Tamb = -40 °C to +125 °C; VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V | 6 | ||
| LOW-level output voltage | VOL | 0.45 | V | Tamb = -40 °C to +125 °C; VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V | 6 | ||
| LOW-level output voltage | VOL | 0.6 | V | Tamb = -40 °C to +125 °C; VI = VIH or VIL; IO = 12 mA; VCC = 2.7 V | 6 | ||
| LOW-level output voltage | VOL | 0.8 | V | Tamb = -40 °C to +125 °C; VI = VIH or VIL; IO = 24 mA; VCC = 3.0 V | 6 | ||
| input leakage current | II | -1 | 1 | μA | Tamb = -40 °C to +125 °C; VI = 5.5 V or GND; VCC = 0 V to 5.5 V | 6 | |
| OFF-state output current | IOZ | -2 | 2 | μA | Tamb = -40 °C to +125 °C; VI = VIH or VIL; VO = VCC or GND; VCC = 5.5 V | 6 | |
| power-off leakage current | IOFF | -2 | 2 | μA | Tamb = -40 °C to +125 °C; VI or VO = 5.5 V; VCC = 0 V | 6 | |
| supply current | ICC | 4 | μA | Tamb = -40 °C to +125 °C; VI = 5.5 V or GND; IO = 0 A; VCC = 1.65 V to 5.5 V | 6 | ||
| additional supply current per pin | ΔICC | 500 | μA | Tamb = -40 °C to +125 °C; VI = VCC - 0.6 V; IO = 0 A; VCC = 2.3 V to 5.5 V | 6 | ||
| propagation delay | tpd | 1 | 2.6 | 6.5 | ns | Tamb = -40 °C to +85 °C; nA to nY; see Fig. 4; VCC = 1.65 V to 1.95 V | 6 |
| propagation delay | tpd | 0.5 | 1.6 | 3.9 | ns | Tamb = -40 °C to +85 °C; nA to nY; see Fig. 4; VCC = 2.3 V to 2.7 V | 6 |
| propagation delay | tpd | 1 | 2.2 | 4.2 | ns | Tamb = -40 °C to +85 °C; nA to nY; see Fig. 4; VCC = 2.7 V | 6 |
| propagation delay | tpd | 0.5 | 2 | 3.4 | ns | Tamb = -40 °C to +85 °C; nA to nY; see Fig. 4; VCC = 3.0 V to 3.6 V | 6 |
| propagation delay | tpd | 0.5 | 1.4 | 2.9 | ns | Tamb = -40 °C to +85 °C; nA to nY; see Fig. 4; VCC = 4.5 V to 5.5 V | 6 |
| propagation delay | tpd | 1 | 8.2 | ns | Tamb = -40 °C to +125 °C; nA to nY; see Fig. 4; VCC = 1.65 V to 1.95 V | 6 | |
| propagation delay | tpd | 0.5 | 4.9 | ns | Tamb = -40 °C to +125 °C; nA to nY; see Fig. 4; VCC = 2.3 V to 2.7 V | 6 | |
| propagation delay | tpd | 1 | 5.3 | ns | Tamb = -40 °C to +125 °C; nA to nY; see Fig. 4; VCC = 2.7 V | 6 | |
| propagation delay | tpd | 0.5 | 4.3 | ns | Tamb = -40 °C to +125 °C; nA to nY; see Fig. 4; VCC = 3.0 V to 3.6 V | 6 | |
| propagation delay | tpd | 0.5 | 3.7 | ns | Tamb = -40 °C to +125 °C; nA to nY; see Fig. 4; VCC = 4.5 V to 5.5 V | 6 |
CAD (KiCad official)
- Symbol:
74LVC3G06DC - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
- 3D model files:
74lvc3g06dc-etched.step/74lvc3g06dc-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lvc3g06dc.step/74lvc3g06dc.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (15 pp, sha256
8f3906da58ec2bc2, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).