component

74HC10D

Public Unreviewed

by Ray

Nexperia Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74hc10d
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

74HC10D

Nexperia · Gates · SOIC-14

74HC10D from Nexperia, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input A of NAND gate 1. CMOS logic input; VIH >= 3.15 V and VIL <= 1.35 V at VCC = 4.5 V. Input leakage <= 1 uA.
2 1B input Data input B of NAND gate 1. CMOS logic input; VIH >= 3.15 V and VIL <= 1.35 V at VCC = 4.5 V.
3 2A input Data input A of NAND gate 2. CMOS logic input; input clamp diodes allow use of current-limiting resistors.
4 2B input Data input B of NAND gate 2. CMOS logic input.
5 2C input Data input C of NAND gate 2. CMOS logic input.
6 2Y output Data output of NAND gate 2. Y = NOT(A AND B AND C). VOH >= 3.98 V at IO = -4.0 mA, VCC = 4.5 V; VOL <= 0.26 V at IO = 4.0 mA, VCC = 4.5 V.
7 GND power_in Ground reference (0 V). Maximum ground current is -50 mA.
8 3Y output Data output of NAND gate 3. Y = NOT(A AND B AND C). Push-pull CMOS output.
9 3A input Data input A of NAND gate 3. CMOS logic input.
10 3B input Data input B of NAND gate 3. CMOS logic input.
11 3C input Data input C of NAND gate 3. CMOS logic input.
12 1Y output Data output of NAND gate 1. Y = NOT(A AND B AND C). Push-pull CMOS output; typical propagation delay 11 ns at VCC = 4.5 V.
13 1C input Data input C of NAND gate 1. CMOS logic input.
14 VCC power_in Supply voltage. Operating range 2.0 V to 6.0 V (74HC10); absolute maximum 7 V. Typical ICC <= 2 uA at VCC = 6.0 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • 74HC10DD
  • 74HC10DPW

CAD (KiCad official)

  • Symbol: 74HC10D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (11 pp, sha256 4632d02880fc06fa, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF