component
TPH1R403NL
Public Made by Adomby adom
TOSHIBA MOSFETs, DFN-8(5x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPH1R403NL
TOSHIBA · MOSFETs · DFN-8(5x6)
TPH1R403NL from TOSHIBA, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Source | power_in | Source (ground reference) terminal providing bias reference voltage for gate-source interface. |
| 2 | Source | power_in | Source (ground reference) terminal providing bias reference voltage for gate-source interface. |
| 3 | Source | power_in | Source (ground reference) terminal providing bias reference voltage for gate-source interface. |
| 4 | Gate | input | Gate control input; enhancement-mode transistor with threshold voltage Vth = 1.3-2.3 V at VDS = 10 V, ID = 0.5 mA. |
| 5 | Drain | output | Drain terminal; VDSS = 30 V maximum, absolute DC current 150 A silicon limit (60 A package limit). |
| 6 | Drain | output | Drain terminal; VDSS = 30 V maximum, absolute DC current 150 A silicon limit (60 A package limit). |
| 7 | Drain | output | Drain terminal; VDSS = 30 V maximum, absolute DC current 150 A silicon limit (60 A package limit). |
| 8 | Drain | output | Drain terminal; VDSS = 30 V maximum, absolute DC current 150 A silicon limit (60 A package limit). |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | DFN-8(5x6) |
| Category | Transistors/Thyristors |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPH1R403NL - Footprint:
Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm - 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
- 3D model files:
tph1r403nl-etched.step/tph1r403nl-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tph1r403nl.step/tph1r403nl.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (9 pp, sha256
e293fa1261dc7107, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).