Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74AUC2G125DCUR

Texas Instruments · Buffer/Driver/Transceiver · VSSOP-8

SN74AUC2G125DCUR from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output-enable for buffer 1. When low, buffer 1 output (1Y) is enabled and follows 1A; when high, 1Y is placed in the high-impedance (3-state) condition. Should be tied to VCC through a pull-up during power-up/down to guarantee Hi-Z.
2 1A input Data input for buffer 1. Logic level is passed to 1Y when 1OE is asserted low. Input voltage range 0 to 3.6 V; VIH = 0.65×VCC (typical 1.1-1.95 V operation).
3 2Y tri_state 3-state buffered output of buffer 2. Drives ±8 mA at VCC = 1.8 V; high-impedance when 2OE is high. Output voltage range 0 to VCC in active state, 0 to 3.6 V in 3-state.
4 GND power_in Ground reference (0 V) for the device.
5 2A input Data input for buffer 2. Logic level is passed to 2Y when 2OE is asserted low. Input voltage range 0 to 3.6 V (3.6-V I/O tolerant).
6 1Y tri_state 3-state buffered output of buffer 1. Drives ±8 mA at VCC = 1.8 V; high-impedance when 1OE is high.
7 2OE input Active-low output-enable for buffer 2. When low, buffer 2 output (2Y) is enabled and follows 2A; when high, 2Y is placed in the high-impedance (3-state) condition. Tie to VCC through a pull-up to guarantee Hi-Z during power sequencing.
8 VCC power_in Positive supply voltage. Operating range 0.8 V to 2.7 V (specified for 1.65 V to 1.95 V operation). Absolute maximum 3.6 V. Bypass locally with a ceramic capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Logic
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN74AUC2G125DCUR
  • SN74AUC2G125DCURDCTR
  • SN74AUC2G125DCURYZPR

CAD (KiCad official)

  • Symbol: SN74AUC2G125DCUR
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
sn74auc2g125dcur.step 122 KB You want the bare part, or you mark your own boards.
sn74auc2g125dcur-etched.step 3.1 MB You want the part with SN74AUC2G125DCUR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 751 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 a72ff9b4c5c944be, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF