Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BQ7790505PWR

Texas Instruments · Battery Management · TSSOP-20

BQ7790505PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage input with a recommended operating range of 3 V to 25 V.
2 AVDD power_out Analog supply that should only be connected to a capacitor, with a recommended range of 0 V to 3 V.
3 VC5 input Cell voltage sense input with a recommended VC5-VC4 range of 0 V to 5 V; the datasheet requires pin 3 to be connected to pin 4 only on the BQ77904.
4 VC4 input Cell voltage sense input with a recommended VC5-VC4 and VC4-VC3 range of 0 V to 5 V.
5 VC3 input Cell voltage sense input with a recommended VC4-VC3 and VC3-VC2 range of 0 V to 5 V.
6 VC2 input Cell voltage sense input with a recommended VC3-VC2 and VC2-VC1 range of 0 V to 5 V.
7 VC1 input Cell voltage sense input with a recommended VC2-VC1 and VC1-VSS range of 0 V to 5 V.
8 AVSS power_in Analog ground.
9 SRP input Current sense input connected to the battery side of the sense resistor, with a recommended range of -0.2 V to 0.8 V.
10 SRN input Current sense input connected to the PACK- side of the sense resistor, with a recommended range of -0.2 V to 0.8 V.
11 DSG output Discharge FET driver output with a recommended output voltage range of 0 V to 16 V.
12 CHGU output CHG FET signal for the upper device of a stack, feeding the CHG signal to the CTRC pin of the lower device, with a recommended output range of 0 V to 16 V.
13 CHG output Charge FET driver for a single device or the bottom device of a stack, with a recommended output range of 0 V to 16 V.
14 LD input PACK- load removal detection input with a recommended range of 0 V to 16 V.
15 TS input Thermistor measurement input with a recommended range of 0 V to VTB; connect a 10-kΩ resistor to AVSS if the function is not used.
16 VTB output Thermistor bias output with a recommended range of 0 V to 3 V.
17 CCFG input Cell in series-configuration input with a recommended range of 0 V to AVDD.
18 CTRC input CHG and DSG override input, receiving the CHGU signal from an upper device in a stack, with a recommended range of 0 V to (VDD + 5) V.
19 CTRD input CHG and DSG override input with a recommended range of 0 V to (VDD + 5) V.
20 DVSS power_in Digital ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Power Management (PMIC)
Pins 20

CAD (KiCad official)

  • Symbol: BQ7790505PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: bq7790505pwr-etched.step / bq7790505pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq7790505pwr.step / bq7790505pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 f04162b24e7e7c22, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF