Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ONET1130ECRSMT

Texas Instruments · Special Purpose Amplifiers · VQFN-32-EP(4x4)

ONET1130ECRSMT from Texas Instruments, in a VQFN-32-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LOL output Transmitter and receiver loss of lock indicator; open drain output (3.3 V tolerant) that requires an external 4.7-10 kΩ pull-up resistor to VCC.
2 MONB output Bias current monitor output.
3 GND power_in Circuit ground.
4 TXIN+ input Non-inverted transmitter data input with on-chip 100 Ω differential termination to TXIN-; must be AC coupled.
5 TXIN- input Inverted transmitter data input with on-chip 100 Ω differential termination to TXIN+; must be AC coupled.
6 GND power_in Circuit ground.
7 PD bidirectional Photodiode input capable of sourcing or sinking current based on register setting.
8 MONP output Photodiode current monitor output.
9 TX_LF input Transmitter loop filter capacitor connection.
10 BIAS bidirectional Laser bias current pin that sinks or sources bias current for both APC and open-loop modes.
11 VCC_TX power_in 2.5 V ± 5% supply voltage for the transmitter.
12 TXOUT- output Inverted transmitter data output internally terminated in single-ended operation mode.
13 TXOUT+ output Non-inverted transmitter data output.
14 VCC_TX power_in 2.5 V ± 5% supply voltage for the transmitter.
15 VDD power_in 2.5 V ± 5% supply voltage for the digital circuitry.
16 AMP input Output amplitude control input (0-2 V range) to adjust transmitter output amplitude; leave open when not used.
17 SDA bidirectional 2-wire serial data input/output (3.3 V tolerant) requiring an external 4.7-10 kΩ pull-up resistor to VCC.
18 SCK input 2-wire serial clock input (3.3 V tolerant) requiring an external 4.7-10 kΩ pull-up resistor to VCC.
19 GND power_in Circuit ground.
20 RXIN+ input Non-inverted receiver data input with on-chip 100 Ω differential termination to RXIN-; must be AC coupled.
21 RXIN- input Inverted receiver data input with on-chip 100 Ω differential termination to RXIN+; must be AC coupled.
22 GND power_in Circuit ground.
23 COMP input APC loop compensation pin; connect a 0.01 µF capacitor to ground for bandwidth control.
24 RX_LOS output Receiver loss of signal indicator; open drain output (3.3 V tolerant) that requires an external 4.7-10 kΩ pull-up resistor to VCC.
25 RX_LF input Receiver loop filter capacitor connection.
26 RX_DIS input Receiver output buffer disable input (3.3 V tolerant) with integrated 250 kΩ pull-up to VCC; ground to enable, high to disable.
27 VCC_RX power_in 2.5 V ± 5% supply voltage for the receiver.
28 RXOUT- output Inverted receiver data output with 45 Ω back termination to VCC.
29 RXOUT+ output Non-inverted receiver data output with 45 Ω back termination to VCC.
30 VCC_RX power_in 2.5 V ± 5% supply voltage for the receiver.
31 TX_FLT output Transmitter fault detection flag; open drain output (3.3 V tolerant) that requires an external 4.7-10 kΩ pull-up resistor to VCC.
32 TX_DIS input Transmitter bias and modulation disable input (3.3 V tolerant) with integrated 250 kΩ pull-up to VCC; high disables both bias and modulation currents, can toggle to reset fault.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(4x4)
Category Amplifiers/Comparators
Pins 33

CAD (KiCad official)

  • Symbol: ONET1130ECRSMT
  • Footprint: Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm
  • 3D model: VQFN-32-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: onet1130ecrsmt-etched.step / onet1130ecrsmt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); onet1130ecrsmt.step / onet1130ecrsmt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (64 pp, sha256 ec8ce9f01f56cdb7, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF