Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LM4819MX

Texas Instruments · Audio Amplifiers · SOIC-8

LM4819MX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SHUTDOWN input Active-high micro-power shutdown control; drive to VDD (VSDIH ≥4.0 V at 5 V supply) to activate shutdown (ISD typ 0.7 µA, max 5.0 µA); drive to GND for normal operation; must not be left floating.
2 BYPASS passive Internal VDD/2 bias reference bypass pin; connect capacitor CB (≥1.0 µF recommended) from this pin to GND to stabilise the internal mid-supply reference and control turn-on ramp time (CB = 1.0 µF → TON ≈ 2 s).
3 +IN input Non-inverting audio input to the first internal amplifier; AC-coupled through Ci (sets −3 dB high-pass with Ri: fc = 1/(2πRiCi)); input voltage range −0.3 V to VDD +0.3 V.
4 -IN input Inverting input to the first internal amplifier; feedback resistor Rf is connected here to set differential closed-loop gain AVD = 2(Rf/Ri); input voltage range −0.3 V to VDD +0.3 V.
5 Vo1 output Bridge output 1 from the first internal amplifier; biased at VDD/2 quiescent; drives one terminal of the load differentially against Vo2 to deliver up to 350 mW RMS into 16 Ω (10% THD+N, VDD = 5 V).
6 VDD power_in Positive power supply; operating range 2.0 V to 5.5 V (abs max 6.0 V); quiescent current typ 1.5 mA (max 3.0 mA) at 5 V; bypass with 0.1 µF and 10 µF capacitors placed as close to the pin as possible.
7 GND power_in Ground reference for all internal circuitry; all voltages measured with respect to this pin.
8 Vo2 output Bridge output 2 from the second internal amplifier (gain set to −1 by two internal 20 kΩ resistors); 180° out of phase with Vo1; together with Vo1 produces differential swing across the load without an output coupling capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage 6 V 3
Storage Temperature -65 150 °C 3
Junction Temperature TJ 150 °C 3
Input Voltage (upper limit VDD + 0.3V) -0.3 V 3
ESD Susceptibility (human body model) 3.5 kV Human body model, 100pF discharged through 1.5 kΩ 3
ESD Susceptibility (machine model) 250 V Machine model, 220pF-240pF discharged through all pins 3
Operating Temperature Range TA -40 85 °C 3
Supply Voltage VCC 2 5.5 V 3
Shutdown Voltage Input High VSDIH 4 V VDD = 5V 4
Shutdown Voltage Input Low VSDIL 1 V VDD = 5V 4
Quiescent Power Supply Current IDD 1.5 3 mA VDD = 5V, RL = 16Ω; VIN = 0V, Io = 0A 4
Shutdown Current ISD 1 5 µA VDD = 5V, RL = 16Ω; VPIN1 = VDD 4
Output Offset Voltage VOS 5 50 mV VDD = 5V, RL = 16Ω; VIN = 0V 4
Shutdown Voltage Input High VSDIH 2.4 V VDD = 3V 4
Shutdown Voltage Input Low VSDIL 0.6 V VDD = 3V 4
Quiescent Power Supply Current IDD 1 3 mA VDD = 3V, RL = 16Ω; VIN = 0V, Io = 0A 4
Shutdown Current ISD 0.7 5 µA VDD = 3V, RL = 16Ω; VPIN1 = VDD 4
Thermal Resistance junction-to-ambient (SOIC) θJA 170 °C/W Typical, board mounted, SOIC package 3
Thermal Resistance junction-to-case (SOIC) θJC 35 °C/W SOIC package 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper (6) Machine Model, 220pF-240pF capacitor is discharged through all pins. (7) The given θJA is for an LM4819 package in an NGL0008B with the Exposed-DAP soldered to a printed circuit board copper pad w 3

CAD (KiCad official)

  • Symbol: LM4819MX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lm4819mx-etched.step / lm4819mx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm4819mx.step / lm4819mx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 c76a582050c5d98c, retrieved 2026-10-20, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF