Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DAC8734SRHAR

Texas Instruments · Digital To Analog Converters (DACs) · VQFN-40-EP(6x6)

DAC8734SRHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input SPI chip select input (active low); data not clocked into shift register unless CS is low.
2 SCLK input SPI bus clock; data latched on falling edge of SCLK while CS is low, supports up to 50MHz.
3 SDI input SPI bus input data; 24-bit word loaded MSB first under SCLK control.
4 SDO tri_state SPI data output (tri-state); high-impedance when CS is high, can daisy-chain to next device SDI.
5 LDAC input Load DAC latch control input (active low); transfers Input Data Register to DAC latch and updates outputs.
6 RST input Reset input (active low); resets input registers and DACs to values defined by UNI/BIP pins.
7 GPIO-0 bidirectional General-purpose bidirectional digital I/O with open-drain output; requires 10kΩ pull-up resistor to IOVDD when used as output.
8 GPIO-1 bidirectional General-purpose bidirectional digital I/O with open-drain output; requires 10kΩ pull-up resistor to IOVDD when used as output.
9 UNI/BIP-A input Output mode selection for group A (DAC-0, DAC-1); tie to IOVDD for unipolar mode (0V to +20V) or DGND for bipolar mode (±10V).
10 DGND power_in Digital ground; return path for digital circuits.
11 IOVDD power_in Interface logic power supply; 1.8V to DVDD, supports 1.8V/3V/5V logic levels.
12 DVDD power_in Digital power supply; 2.7V to 5.5V, powers digital circuits and SPI interface.
13 VOUT-0 output DAC-0 analog output voltage; output range ±15V bipolar or 0V to +20V unipolar with 16-bit resolution.
14 RFB2-0 output DAC-0 RFB2 feedback resistor pin; connect to VOUT-0 with RFB1-0 for gain=2, leave open for gain=4.
15 RFB1-0 output DAC-0 RFB1 feedback resistor pin; connect to VOUT-0 for gain=2 or gain=4 configurations.
16 SGND-0 power_in DAC-0 signal ground; connect to REFGND-A with very low impedance trace for optimal linearity.
17 SGND-1 power_in DAC-1 signal ground; connect to REFGND-A with very low impedance trace for optimal linearity.
18 RFB1-1 output DAC-1 RFB1 feedback resistor pin; connect to VOUT-1 for gain=2 or gain=4 configurations.
19 RFB2-1 output DAC-1 RFB2 feedback resistor pin; connect to VOUT-1 with RFB1-1 for gain=2, leave open for gain=4.
20 VOUT-1 output DAC-1 analog output voltage; output range ±15V bipolar or 0V to +20V unipolar with 16-bit resolution.
21 AVDD power_in Positive analog power supply; 4.75V to 24V, powers analog reference buffers and output stages.
22 AGND power_in Analog ground; power ground for DAC, must connect to REFGND-A and REFGND-B.
23 AVSS power_in Negative analog power supply; -18V to -4.75V, provides return path for analog power.
24 REFGND-A power_in Reference ground for REF-A; connect to AGND and SGND-0/SGND-1 with very low impedance traces.
25 REF-A input Reference input for group A (DAC-0, DAC-1); typically +5V, sets output span for group A channels.
26 REF-B input Reference input for group B (DAC-2, DAC-3); typically +5V, sets output span for group B channels.
27 REFGND-B power_in Reference ground for REF-B; connect to AGND and SGND-2/SGND-3 with very low impedance traces.
28 AVSS power_in Negative analog power supply; -18V to -4.75V, provides return path for analog power.
29 VMON output Analog monitor output (high-impedance when disabled); multiplexes one of four DAC outputs or AIN via Monitor Register.
30 AVDD power_in Positive analog power supply; 4.75V to 24V, powers analog reference buffers and output stages.
31 VOUT-3 output DAC-3 analog output voltage; output range ±15V bipolar or 0V to +20V unipolar with 16-bit resolution.
32 RFB2-3 output DAC-3 RFB2 feedback resistor pin; connect to VOUT-3 with RFB1-3 for gain=2, leave open for gain=4.
33 RFB1-3 output DAC-3 RFB1 feedback resistor pin; connect to VOUT-3 for gain=2 or gain=4 configurations.
34 SGND-3 power_in DAC-3 signal ground; connect to REFGND-B with very low impedance trace for optimal linearity.
35 SGND-2 power_in DAC-2 signal ground; connect to REFGND-B with very low impedance trace for optimal linearity.
36 RFB1-2 output DAC-2 RFB1 feedback resistor pin; connect to VOUT-2 for gain=2 or gain=4 configurations.
37 RFB2-2 output DAC-2 RFB2 feedback resistor pin; connect to VOUT-2 with RFB1-2 for gain=2, leave open for gain=4.
38 VOUT-2 output DAC-2 analog output voltage; output range ±15V bipolar or 0V to +20V unipolar with 16-bit resolution.
39 AIN input Auxiliary analog input; routed to analog monitor multiplexer (VMON), accepts AVSS-0.3V to AVDD+0.3V.
40 UNI/BIP-B input Output mode selection for group B (DAC-2, DAC-3); tie to IOVDD for unipolar mode (0V to +20V) or DGND for bipolar mode (±10V).
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category ADC/DAC/Data Conversion
Pins 41

CAD (KiCad official)

  • Symbol: DAC8734SRHAR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
  • 3D model files: dac8734srhar-etched.step / dac8734srhar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8734srhar.step / dac8734srhar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 6fd4329aabd41484, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF