Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ATTINY424-XUR

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · TSSOP-14

ATTINY424-XUR from Microchip Tech, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply pin; the datasheet gives a 1.8V-5.5V supply range for this part and requires a decoupling capacitor close to the VDD/GND pair.
2 PA4 bidirectional PORTA pin 4 general purpose I/O with ADC input AIN4, USART XDIR, SPI SS, TCA0 WO4 and CCL LUT0-OUT functions.
3 PA5 bidirectional PORTA pin 5 general purpose I/O with external reference input VREFA, ADC input AIN5, AC0 OUT, TCA0 WO5, TCB0 WO and CCL LUT3-OUT (alternate location) functions.
4 PA6 bidirectional PORTA pin 6 general purpose I/O with ADC input AIN6 and AC0 negative input AINN0; has full asynchronous pin-change detection.
5 PA7 bidirectional PORTA pin 7 general purpose I/O with ADC input AIN7, AC0 positive input AINP0, CCL LUT1-OUT and EVOUTA (alternate location).
6 PB3 bidirectional PORTB pin 3 general purpose I/O that also serves as 32 kHz crystal input TOSC1, with USART RxD, TCA0 WO0 (alternate location) and CCL LUT2-OUT functions.
7 PB2 bidirectional PORTB pin 2 general purpose I/O that also serves as 32 kHz crystal output TOSC2, with EVOUTB, USART TxD, TCA0 WO2 and CCL LUT2-IN2 functions; has full asynchronous pin-change detection.
8 PB1 bidirectional PORTB pin 1 general purpose I/O with ADC input AIN10, AC0 positive input AINP2, USART XCK, TWI SDA, TCA0 WO1 and CCL LUT2-IN1 functions.
9 PB0 bidirectional PORTB pin 0 general purpose I/O with ADC input AIN11, AC0 negative input AINN2, USART XDIR, TWI SCL, TCA0 WO0 and CCL LUT2-IN0 functions.
10 PA0 bidirectional PORTA pin 0 general purpose I/O configurable by fuse as RESET or UPDI programming/debug pin, also CCL LUT0-IN0; has full asynchronous pin-change detection.
11 PA1 bidirectional PORTA pin 1 general purpose I/O with ADC input AIN1, USART TXD, SPI MOSI and CCL LUT0-IN1 functions.
12 PA2 bidirectional PORTA pin 2 general purpose I/O with EVOUTA, ADC input AIN2, USART RXD, SPI MISO and CCL LUT0-IN2 functions; has full asynchronous pin-change detection.
13 PA3 bidirectional PORTA pin 3 general purpose I/O that also serves as external clock input EXTCLK, with ADC input AIN3, USART XCK, SPI SCK, TCA0 WO3 and TCB1 WO functions.
14 GND power_in Ground pin; needs a decoupling capacitor close to the VDD/GND pair.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TSSOP-14
Category Single Chip Microcomputer/Microcontroller
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 1.8 5.5 V 508
Operating Temperature Range -40 85 °C U grade 508
Maximum frequency 20 MHz ATtiny424 peripheral overview 2

CAD (KiCad official)

  • Symbol: ATTINY424-XUR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: attiny424-xur-etched.step / attiny424-xur-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); attiny424-xur.step / attiny424-xur.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (532 pp, sha256 654989c2c48c3753, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF