component
SSP7903P50FR
Public Made by Adomby adom
Shanghai Siproin Microelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSSP7903P50FR
Shanghai Siproin Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223
SSP7903P50FR from Shanghai Siproin Microelectronics, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference pin; the datasheet gives no additional electrical limit for this pin. |
| 2 | VOUT | power_out | Regulated output of the LDO, rated up to 1 A maximum output current, with absolute maximum output voltage from Vss-0.3 V to VIN+0.3 V. |
| 3 | VIN | power_in | Input supply pin, operating input voltage 2.2 V to 40 V, with an absolute maximum rating of -0.3 V to 40 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Shanghai Siproin Microelectronics |
| Package | SOT-223 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | -0.3 | 40 | V | 5 | ||
| Power Dissipation (SOT 223) | PD | 1500 | mW | SOT 223 package; Ta=25℃ unless otherwise indicated; footnote (1): increasing package welding area increases power dissipation | 5 | ||
| Operating Ambient Temperature | Topr | -40 | 85 | ℃ | 5 | ||
| Storage Temperature | Tstg | -40 | 125 | ℃ | 5 | ||
| Maximum Output Current | IOUTMAX | 1 | A | 5 | |||
| Output Voltage accuracy (tolerance) | -2 | 2 | % | 1 | |||
| Output Voltage | VOUT(S) | 0.98 | 1.02 | x VOUT(S) | VIN= VOUT(S)+2V, IOUT=10mA | 5 | |
| Dropout Voltage | VDROP | 4 | 8 | mV | IOUT=1mA | 5 | |
| Dropout Voltage | VDROP | 1000 | 1500 | mV | IOUT=1A | 5 | |
| Line Regulation | 0.01 | 0.02 | ％/V | VOUT(S)+2V≤VIN≤40V, IOUT=1mA | 5 | ||
| Load Regulation | ∆VOUT2 | 20 | 80 | mV | VIN=VOUT(S)+2V, 1mA≤IOUT≤300mA, VOUT(S)≤10V | 5 | |
| Temperature Stability | Ta VOUT | -50 | 50 | ppm/℃ | VIN = VOUT(S)+2V, IOUT=10mA, -40℃≤Ta≤85℃ | 5 | |
| Quiescent Current | Iq | 1 | 1.6 | 3 | μA | no load, VIN>VOUT(S), 3.0≤VOUT(S)≤40V | 5 |
| Input Voltage | VIN | 2.2 | 40 | V | 5 |
CAD (KiCad official)
- Symbol:
SSP7903P50FR - Footprint:
Package_TO_SOT_SMD:SOT-223-3_TabPin2 - 3D model: SOT-223 (KiCad packages3D, STEP)
- 3D model files:
ssp7903p50fr-etched.step/ssp7903p50fr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ssp7903p50fr.step/ssp7903p50fr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Shanghai Siproin Microelectronics datasheet (11 pp, sha256
d1763cb71baebbea, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).