Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DAC8734SPFBR

Texas Instruments · Digital To Analog Converters (DACs) · TQFP-48(7x7)

DAC8734SPFBR from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected.
2 CS input SPI chip select input (active low); data are not clocked into the SPI shift register unless CS is low, and SDO is high-impedance when CS is high.
3 SCLK input SPI bus clock input, up to 50MHz.
4 SDI input SPI bus serial data input.
5 SDO output SPI serial data output, high-impedance when CS is high; used for daisy-chaining.
6 LDAC input Load DAC latch control input (active low); when low the DAC latch is transparent and Input Data Register contents are transferred to it.
7 RST input Reset input (active low); resets input registers and DACs to values defined by the UNI/BIP pins and sets Gain and Zero Registers to defaults.
8 GPIO-0 bidirectional General-purpose digital input/output 0 with open-drain output; needs a 10kΩ pull-up resistor to IOVDD when used as an output.
9 GPIO-1 bidirectional General-purpose digital input/output 1 with open-drain output; needs a 10kΩ pull-up resistor to IOVDD when used as an output.
10 UNI/BIP-A input Output mode select for group A (DAC-0, DAC-1): tied to IOVDD for unipolar (straight binary), tied to DGND for bipolar (twos complement).
11 DGND power_in Digital ground.
12 NC unconnected Not connected.
13 IOVDD power_in Interface power supply (1.8V to DVDD).
14 DVDD power_in Digital power supply (5V nominal in the specifications).
15 VOUT-0 output DAC-0 output.
16 RFB2-0 passive DAC-0 RFB2 feedback; connect to VOUT-0 for gain 2, leave open for gain 4.
17 RFB1-0 passive DAC-0 RFB1 feedback; connect to VOUT-0 for gain 2 or 4.
18 SGND-0 power_in DAC-0 signal ground, connected to REFGND-A.
19 NC unconnected Not connected.
20 SGND-1 power_in DAC-1 signal ground, connected to REFGND-A.
21 RFB1-1 passive DAC-1 RFB1 feedback; connect to VOUT-1 for gain 2 or 4.
22 RFB2-1 passive DAC-1 RFB2 feedback; connect to VOUT-1 for gain 2, leave open for gain 4.
23 VOUT-1 output DAC-1 output.
24 NC unconnected Not connected.
25 NC unconnected Not connected.
26 AVDD power_in Positive analog power supply (not above 24V, not below 4.75V).
27 AGND power_in Analog ground.
28 AVSS power_in Negative analog power supply (not above -4.75V, not below -18V).
29 REFGND-A power_in Reference REF-A ground; connect to AGND.
30 REF-A input Group A (DAC-0, DAC-1) reference input.
31 REF-B input Group B (DAC-2, DAC-3) reference input.
32 REFGND-B power_in Reference REF-B ground; connect to AGND.
33 AVSS power_in Negative analog power supply (not above -4.75V, not below -18V).
34 VMON output Analog monitor output, Hi-Z or connected to one of the four DAC outputs or AIN depending on the Monitor Register.
35 AVDD power_in Positive analog power supply (not above 24V, not below 4.75V).
36 NC unconnected Not connected.
37 NC unconnected Not connected.
38 VOUT-3 output DAC-3 output.
39 RFB2-3 passive DAC-3 RFB2 feedback; connect to VOUT-3 for gain 2, leave open for gain 4.
40 RFB1-3 passive DAC-3 RFB1 feedback; connect to VOUT-3 for gain 2 or 4.
41 SGND-3 power_in DAC-3 signal ground, connected to REFGND-B.
42 NC unconnected Not connected.
43 SGND-2 power_in DAC-2 signal ground, connected to REFGND-B.
44 RFB1-2 passive DAC-2 RFB1 feedback; connect to VOUT-2 for gain 2 or 4.
45 RFB2-2 passive DAC-2 RFB2 feedback; connect to VOUT-2 for gain 2, leave open for gain 4.
46 VOUT-2 output DAC-2 output.
47 AIN input Auxiliary analog input, connected to the analog monitor mux.
48 UNI/BIP-B input Output mode select for group B (DAC-2, DAC-3): tied to IOVDD for unipolar (straight binary), tied to DGND for bipolar (twos complement).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-48(7x7)
Category ADC/DAC/Data Conversion
Pins 48

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Bipolar linearity error INL -1 1 LSB Bipolar output 3
Bipolar differential linearity error DNL -1 1 LSB Bipolar output 3
Bipolar zero error before calibration -4 4 LSB TA = +25°C, before user calibration 3
Bipolar zero error after calibration -0.125 0.125 LSB TA = +25°C, after user calibration 3
Bipolar zero error TC -0.5 0.5 ppm FSR/°C 3
Bipolar gain error before calibration -4 4 LSB TA = +25°C, before user calibration 3
Bipolar gain error after calibration -1 1 LSB TA = +25°C, after user calibration 3
Bipolar gain error TC -0.5 0.5 ppm FSR/°C 3
Bipolar DC crosstalk -0.2 0.2 LSB Output unloaded 3
Unipolar linearity error INL -1 1 LSB AVDD = +21V, AVSS = -11V 3
Unipolar differential linearity error DNL -1 1 LSB AVDD = +21V, AVSS = -11V 3
Unipolar zero error before calibration -4 4 LSB AVDD = +21V, AVSS = -11V, TA = +25°C, before user calibration 3
Unipolar zero error after calibration -0.125 0.125 LSB AVDD = +21V, AVSS = -11V, TA = +25°C, after user calibration 3
Unipolar zero error TC -0.2 0.2 ppm FSR/°C AVDD = +21V, AVSS = -11V 3
Unipolar gain error before calibration -4 4 LSB AVDD = +21V, AVSS = -11V, TA = +25°C, before user calibration 3
Unipolar gain error after calibration -1 1 LSB AVDD = +21V, AVSS = -11V, TA = +25°C, after user calibration 3
Unipolar gain error TC -0.5 0.5 ppm FSR/°C AVDD = +21V, AVSS = -11V 3
Unipolar DC crosstalk -0.2 0.2 LSB AVDD = +21V, AVSS = -11V, output unloaded 3
Bipolar voltage output -15 15 V AVDD = +16.5V, AVSS = -16.5V, VREF = +7.5V, gain = 4 3
Bipolar voltage output -10 10 V VREF = +5V, gain = 4 3
Unipolar voltage output 0 20 V AVDD = +21V, AVSS = -11V, VREF = +5V, gain = 4 3
Load current -3 3 mA Output changes no more than ±1 LSB 3
Power-supply rejection -0.3 0.3 LSB AVDD = +5V to +18V, AVSS = -5V to -18V, DVDD = 5V ±10%, VREF = 2V 3
Reference input voltage range 1 8 V 4
High-level input voltage VIH 2.5 V IOVDD = 4.5V to 5.5V 5
High-level input voltage VIH 2.1 V IOVDD = 2.7V to 3.3V 5
High-level input voltage VIH 1.6 V IOVDD = +1.8V 5
Low-level input voltage VIL 0.8 V IOVDD = 4.5V to 5.5V 5
Low-level input voltage VIL 0.6 V IOVDD = 2.7V to 3.3V 5
Low-level input voltage VIL 0.2 V IOVDD = +1.8V 5
SDO high-level output voltage VOH 1.6 V IOVDD = +1.8V, sourcing 200µA 5
SDO low-level output voltage VOL 0.4 V IOVDD = 2.7V to 5.5V, sinking 1mA 5
SDO low-level output voltage VOL 0.2 V IOVDD = +1.8V, sinking 200µA 5
GPIO low-level output voltage VOL 0 0.4 V IOVDD = 2.7V to 5.5V, sinking 1mA 5
AVDD supply voltage AVDD 4.75 24 V 5
AVSS supply voltage AVSS -18 -4.75 V 5
DVDD supply voltage DVDD 2.7 5.5 V 5
IOVDD supply voltage IOVDD 1.7 V upper limit DVDD 5
AIDD normal operation AIDD 2.7 3.4 mA/Channel ±10V output range, no loading current, VOUT = 0V 5
AISS normal operation AISS 3.3 4 mA/Channel ±10V output range, no loading current, VOUT = 0V 5
DVDD static current DIDD 25 50 µA VIH = IOVDD and VIL = DGND 5
Specified temperature range -40 105 °C Specified performance 5
AVDD to AVSS -0.3 38 V 2
AVDD to AGND -0.3 25 V 2
AVSS to AGND, DGND -19 0.3 V 2
DVDD to DGND -0.3 6 V 2
GPIO-x to DGND -0.3 6 V 2
GPIO-x input current 5 mA 2
Operating temperature range -40 105 °C 2
Storage temperature range -65 150 °C 2
Maximum junction temperature TJ max 150 °C 2
Junction-to-ambient thermal impedance θJA 57 °C/W TQFP 2
Junction-to-case thermal impedance θJC 35 °C/W TQFP 2
Settling time to 0.03% of FS 6 µs CL = 200pF, RL = 10kΩ, output changes from -10V to +10V or +10V to -10V 4
Slew rate 5 V/µs CL = 200pF, RL = 10kΩ 4

CAD (KiCad official)

  • Symbol: DAC8734SPFBR
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: dac8734spfbr-etched.step / dac8734spfbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8734spfbr.step / dac8734spfbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 03221e6c5bcf7ad4, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF