Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TCAN1042GVDRQ1

Texas Instruments · CAN Transceivers · SOIC-8

TCAN1042GVDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input CAN transmit data input, LOW for dominant and HIGH for recessive bus states, with logic input voltage limited to -0.3 V to 7 V and not above VIO + 0.3 V.
2 GND power_in Ground connection; all voltages except differential bus voltages are referenced to this terminal.
3 VCC power_in Transceiver 5-V supply, designed to operate from 4.5 V to 5.5 V, with an absolute maximum range of -0.3 V to 7 V.
4 RXD output CAN receive data output, LOW for dominant and HIGH for recessive bus states, with output current limited to -8 mA to 8 mA; on V-suffix devices it is driven to VIO.
5 VIO power_in Transceiver I/O level-shifting supply for the V-suffix device, designed for 3 V to 5.5 V with an absolute maximum range of -0.3 V to 7 V, and should be bypassed as close to the pin as possible.
6 CANL bidirectional Low-level CAN bus input/output line; for devices without the H suffix (including GV) the bus I/O voltage range is -58 V to 58 V.
7 CANH bidirectional High-level CAN bus input/output line; for devices without the H suffix (including GV) the bus I/O voltage range is -58 V to 58 V.
8 STB input Standby mode control input, active high, with logic input voltage limited to -0.3 V to 7 V and not above VIO + 0.3 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: TCAN1042GVDRQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tcan1042gvdrq1-etched.step / tcan1042gvdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tcan1042gvdrq1.step / tcan1042gvdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 760b6c194e85451f, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF