Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

EA9204

Everanalog IC design · DC-DC Converters · SOT-23-6

EA9204 from Everanalog IC design, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BST passive Bootstrap pin for the high-side MOSFET gate driver. A capacitor (typ. 22-100nF) is connected between BST and SW to form a floating supply across the high-side switch driver.
2 GND power_in Device ground return. Should be connected to a large copper area for thermal performance and long-term reliability.
3 FB input Adjustable-version feedback input. Connect to the center point of the external resistor divider that sets VOUT via VOUT = VFB * (R1+R2)/R2, with VFB = 0.8V (typ). Absolute max 6.5V.
4 EN input Enable input. Drive logic-high (VIH >= 1.2V typ rising) to enable the IC; drive logic-low (VIL <= 0.3V typ falling) to disable and enter micro-power shutdown. Absolute max 33V; can be tied to VIN.
5 VIN power_in Power supply input, 4.0V to 33V (recommended 4.5V to 30V). Bypass with a ceramic input capacitor (e.g. 10uF + 0.1uF) placed close to the pin.
6 SW output Switching node output; connects to the external inductor. Internally connected to both the high-side and low-side MOSFETs. Absolute max -0.3V to VIN+0.5V (transient -5V/+36V for <10ns).

Key specifications

Parameter Value
Manufacturer Everanalog IC design
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • EA9204T6R

CAD (KiCad official)

  • Symbol: EA9204
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ea9204.step 97 KB You want the bare part, or you mark your own boards.
ea9204-etched.step 1.4 MB You want the part with EA9204 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 340 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Everanalog IC design datasheet (10 pp, sha256 8ad4d879a2f2396a, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF