Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVTH125DR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-14

SN74LVTH125DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output-enable input for buffer 1; drives output 1Y to high-impedance state when high.
2 1A input Data input for buffer 1; drives output 1Y when buffer is enabled.
3 1Y tri_state Data output for buffer 1; high-impedance when 1OE is high, otherwise follows 1A.
4 2OE input Output-enable input for buffer 2; drives output 2Y to high-impedance state when high.
5 2A input Data input for buffer 2; drives output 2Y when buffer is enabled.
6 2Y tri_state Data output for buffer 2; high-impedance when 2OE is high, otherwise follows 2A.
7 GND power_in Ground, 0 V reference.
8 3Y tri_state Data output for buffer 3; high-impedance when 3OE is high, otherwise follows 3A.
9 3A input Data input for buffer 3; drives output 3Y when buffer is enabled.
10 3OE input Output-enable input for buffer 3; drives output 3Y to high-impedance state when high.
11 4Y tri_state Data output for buffer 4; high-impedance when 4OE is high, otherwise follows 4A.
12 4A input Data input for buffer 4; drives output 4Y when buffer is enabled.
13 4OE input Output-enable input for buffer 4; drives output 4Y to high-impedance state when high.
14 VCC power_in Supply voltage input; 2.7 V to 3.6 V recommended for SN74LVTH125.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVTH125DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvth125dr-etched.step / sn74lvth125dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvth125dr.step / sn74lvth125dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 a5c5f2e086fba87e, retrieved 2026-10-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF